{"id":"https://openalex.org/W2137860398","doi":"https://doi.org/10.1109/3dic.2009.5306558","title":"Delay analysis and design exploration for 3D SRAM","display_name":"Delay analysis and design exploration for 3D SRAM","publication_year":2009,"publication_date":"2009-09-01","ids":{"openalex":"https://openalex.org/W2137860398","doi":"https://doi.org/10.1109/3dic.2009.5306558","mag":"2137860398"},"language":"en","primary_location":{"id":"doi:10.1109/3dic.2009.5306558","is_oa":false,"landing_page_url":"https://doi.org/10.1109/3dic.2009.5306558","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2009 IEEE International Conference on 3D System Integration","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5100329931","display_name":"Xi Chen","orcid":"https://orcid.org/0000-0002-3135-4114"},"institutions":[{"id":"https://openalex.org/I137902535","display_name":"North Carolina State University","ror":"https://ror.org/04tj63d06","country_code":"US","type":"education","lineage":["https://openalex.org/I137902535"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"Xi Chen","raw_affiliation_strings":["Department of Electrical and Computer Engineering, North Carolina State University, USA","[Dept. of Electrical and Computer Engineering, North Carolina State University, USA]"],"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, North Carolina State University, USA","institution_ids":["https://openalex.org/I137902535"]},{"raw_affiliation_string":"[Dept. of Electrical and Computer Engineering, North Carolina State University, USA]","institution_ids":["https://openalex.org/I137902535"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5000597593","display_name":"W. Rhett Davis","orcid":"https://orcid.org/0000-0002-9338-1441"},"institutions":[{"id":"https://openalex.org/I137902535","display_name":"North Carolina State University","ror":"https://ror.org/04tj63d06","country_code":"US","type":"education","lineage":["https://openalex.org/I137902535"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"W. Rhett Davis","raw_affiliation_strings":["Department of Electrical and Computer Engineering, North Carolina State University, USA","[Dept. of Electrical and Computer Engineering, North Carolina State University, USA]"],"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, North Carolina State University, USA","institution_ids":["https://openalex.org/I137902535"]},{"raw_affiliation_string":"[Dept. of Electrical and Computer Engineering, North Carolina State University, USA]","institution_ids":["https://openalex.org/I137902535"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":["https://openalex.org/A5100329931"],"corresponding_institution_ids":["https://openalex.org/I137902535"],"apc_list":null,"apc_paid":null,"fwci":0.8972,"has_fulltext":false,"cited_by_count":4,"citation_normalized_percentile":{"value":0.77808058,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":94},"biblio":{"volume":"97","issue":null,"first_page":"1","last_page":"4"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11527","display_name":"3D IC and TSV technologies","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11527","display_name":"3D IC and TSV technologies","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10472","display_name":"Semiconductor materials and devices","score":0.9994000196456909,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9980999827384949,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/static-random-access-memory","display_name":"Static random-access memory","score":0.9548865556716919},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6371141076087952},{"id":"https://openalex.org/keywords/random-access-memory","display_name":"Random access memory","score":0.5725927948951721},{"id":"https://openalex.org/keywords/process","display_name":"Process (computing)","score":0.5439401268959045},{"id":"https://openalex.org/keywords/dimension","display_name":"Dimension (graph theory)","score":0.541205644607544},{"id":"https://openalex.org/keywords/reduction","display_name":"Reduction (mathematics)","score":0.5015344619750977},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.4262213110923767},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.32721948623657227},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.2294328510761261},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.07941555976867676}],"concepts":[{"id":"https://openalex.org/C68043766","wikidata":"https://www.wikidata.org/wiki/Q267416","display_name":"Static random-access memory","level":2,"score":0.9548865556716919},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6371141076087952},{"id":"https://openalex.org/C2994168587","wikidata":"https://www.wikidata.org/wiki/Q5295","display_name":"Random access memory","level":2,"score":0.5725927948951721},{"id":"https://openalex.org/C98045186","wikidata":"https://www.wikidata.org/wiki/Q205663","display_name":"Process (computing)","level":2,"score":0.5439401268959045},{"id":"https://openalex.org/C33676613","wikidata":"https://www.wikidata.org/wiki/Q13415176","display_name":"Dimension (graph theory)","level":2,"score":0.541205644607544},{"id":"https://openalex.org/C111335779","wikidata":"https://www.wikidata.org/wiki/Q3454686","display_name":"Reduction (mathematics)","level":2,"score":0.5015344619750977},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.4262213110923767},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.32721948623657227},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.2294328510761261},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.07941555976867676},{"id":"https://openalex.org/C2524010","wikidata":"https://www.wikidata.org/wiki/Q8087","display_name":"Geometry","level":1,"score":0.0},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.0},{"id":"https://openalex.org/C202444582","wikidata":"https://www.wikidata.org/wiki/Q837863","display_name":"Pure mathematics","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/3dic.2009.5306558","is_oa":false,"landing_page_url":"https://doi.org/10.1109/3dic.2009.5306558","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2009 IEEE International Conference on 3D System Integration","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Industry, innovation and infrastructure","score":0.46000000834465027,"id":"https://metadata.un.org/sdg/9"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":11,"referenced_works":["https://openalex.org/W1987131925","https://openalex.org/W2011694493","https://openalex.org/W2023264348","https://openalex.org/W2047569150","https://openalex.org/W2048583641","https://openalex.org/W2112174197","https://openalex.org/W2141736089","https://openalex.org/W2143807959","https://openalex.org/W2144149750","https://openalex.org/W2163308142","https://openalex.org/W2166695060"],"related_works":["https://openalex.org/W2089002058","https://openalex.org/W1909296377","https://openalex.org/W3185029353","https://openalex.org/W2969498307","https://openalex.org/W3116379964","https://openalex.org/W2915176329","https://openalex.org/W2793465010","https://openalex.org/W2967161359","https://openalex.org/W2208608937","https://openalex.org/W2120018824"],"abstract_inverted_index":{"The":[0],"emerging":[1],"three-dimension":[2],"(3D)":[3],"integration":[4],"technology":[5],"provides":[6,72],"a":[7,19],"solution":[8],"to":[9,25,36,59,74],"reduce":[10],"delay":[11,22],"in":[12],"SRAM.":[13],"In":[14],"this":[15],"paper,":[16],"we":[17],"present":[18],"physical":[20],"based":[21,51],"analysis":[23,32,65],"approach":[24],"explore":[26],"3D":[27,39,55,70],"SRAM":[28,40,79],"design":[29],"options.":[30],"Our":[31],"can":[33],"be":[34],"used":[35],"optimize":[37],"the":[38,53,61,64,68],"timing":[41],"performance":[42],"at":[43],"both":[44],"sub-array":[45,71],"and":[46],"system":[47],"level.":[48],"Design":[49],"examples":[50],"on":[52],"MITLL":[54],"process":[56],"are":[57],"constructed":[58],"demonstrate":[60],"trade-offs.":[62],"As":[63],"results":[66],"show,":[67],"optimized":[69],"up":[73],"20%":[75],"extra":[76],"improvement":[77],"for":[78],"access":[80],"time":[81],"reduction.":[82]},"counts_by_year":[{"year":2014,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}