{"id":"https://openalex.org/W2171990275","doi":"https://doi.org/10.1109/3dic.2009.5306541","title":"Compact modelling of Through-Silicon Vias (TSVs) in three-dimensional (3-D) integrated circuits","display_name":"Compact modelling of Through-Silicon Vias (TSVs) in three-dimensional (3-D) integrated circuits","publication_year":2009,"publication_date":"2009-09-01","ids":{"openalex":"https://openalex.org/W2171990275","doi":"https://doi.org/10.1109/3dic.2009.5306541","mag":"2171990275"},"language":"en","primary_location":{"id":"doi:10.1109/3dic.2009.5306541","is_oa":false,"landing_page_url":"https://doi.org/10.1109/3dic.2009.5306541","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2009 IEEE International Conference on 3D System Integration","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5090054314","display_name":"Roshan Weerasekera","orcid":"https://orcid.org/0000-0002-6287-2731"},"institutions":[{"id":"https://openalex.org/I4210160701","display_name":"Kista Photonics Research Center","ror":"https://ror.org/05j59av97","country_code":"SE","type":"facility","lineage":["https://openalex.org/I4210160701"]},{"id":"https://openalex.org/I67415387","display_name":"Lancaster University","ror":"https://ror.org/04f2nsd36","country_code":"GB","type":"education","lineage":["https://openalex.org/I67415387"]}],"countries":["GB","SE"],"is_corresponding":true,"raw_author_name":"Roshan Weerasekera","raw_affiliation_strings":["Centre of Microsystems Engineering, Faculty of Science & Technology, Lancaster University, Lancaster, UK","Department of Electronics, Computer, and Software Systems, KTH School of Information and Communication Technologies, Kista, Sweden"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Centre of Microsystems Engineering, Faculty of Science & Technology, Lancaster University, Lancaster, UK","institution_ids":["https://openalex.org/I67415387"]},{"raw_affiliation_string":"Department of Electronics, Computer, and Software Systems, KTH School of Information and Communication Technologies, Kista, Sweden","institution_ids":["https://openalex.org/I4210160701"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5052798988","display_name":"Matt Grange","orcid":null},"institutions":[{"id":"https://openalex.org/I67415387","display_name":"Lancaster University","ror":"https://ror.org/04f2nsd36","country_code":"GB","type":"education","lineage":["https://openalex.org/I67415387"]}],"countries":["GB"],"is_corresponding":false,"raw_author_name":"Matt Grange","raw_affiliation_strings":["Centre of Microsystems Engineering, Faculty of Science & Technology, Lancaster University, Lancaster, UK"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Centre of Microsystems Engineering, Faculty of Science & Technology, Lancaster University, Lancaster, UK","institution_ids":["https://openalex.org/I67415387"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5018789044","display_name":"Dinesh Pamunuwa","orcid":"https://orcid.org/0000-0002-4838-7932"},"institutions":[{"id":"https://openalex.org/I67415387","display_name":"Lancaster University","ror":"https://ror.org/04f2nsd36","country_code":"GB","type":"education","lineage":["https://openalex.org/I67415387"]}],"countries":["GB"],"is_corresponding":false,"raw_author_name":"Dinesh Pamunuwa","raw_affiliation_strings":["Centre of Microsystems Engineering, Faculty of Science & Technology, Lancaster University, Lancaster, UK"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Centre of Microsystems Engineering, Faculty of Science & Technology, Lancaster University, Lancaster, UK","institution_ids":["https://openalex.org/I67415387"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5003371230","display_name":"Hannu Tenhunen","orcid":"https://orcid.org/0000-0003-1959-6513"},"institutions":[{"id":"https://openalex.org/I4210160701","display_name":"Kista Photonics Research Center","ror":"https://ror.org/05j59av97","country_code":"SE","type":"facility","lineage":["https://openalex.org/I4210160701"]}],"countries":["SE"],"is_corresponding":false,"raw_author_name":"Hannu Tenhunen","raw_affiliation_strings":["Department of Electronics, Computer, and Software Systems, KTH School of Information and Communication Technologies, Kista, Sweden"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electronics, Computer, and Software Systems, KTH School of Information and Communication Technologies, Kista, Sweden","institution_ids":["https://openalex.org/I4210160701"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5101565820","display_name":"Li\u2010Rong Zheng","orcid":"https://orcid.org/0000-0001-9588-0239"},"institutions":[{"id":"https://openalex.org/I4210160701","display_name":"Kista Photonics Research Center","ror":"https://ror.org/05j59av97","country_code":"SE","type":"facility","lineage":["https://openalex.org/I4210160701"]}],"countries":["SE"],"is_corresponding":false,"raw_author_name":"Li-Rong Zheng","raw_affiliation_strings":["Department of Electronics, Computer, and Software Systems, KTH School of Information and Communication Technologies, Kista, Sweden"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electronics, Computer, and Software Systems, KTH School of Information and Communication Technologies, Kista, Sweden","institution_ids":["https://openalex.org/I4210160701"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":5,"corresponding_author_ids":["https://openalex.org/A5090054314"],"corresponding_institution_ids":["https://openalex.org/I4210160701","https://openalex.org/I67415387"],"apc_list":null,"apc_paid":null,"fwci":10.9841,"has_fulltext":false,"cited_by_count":100,"citation_normalized_percentile":{"value":0.9877345,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":89,"max":100},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"8"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11527","display_name":"3D IC and TSV technologies","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11527","display_name":"3D IC and TSV technologies","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10460","display_name":"Electronic Packaging and Soldering Technologies","score":0.9983000159263611,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10472","display_name":"Semiconductor materials and devices","score":0.9968000054359436,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/parasitic-extraction","display_name":"Parasitic extraction","score":0.7610998749732971},{"id":"https://openalex.org/keywords/through-silicon-via","display_name":"Through-silicon via","score":0.6866040229797363},{"id":"https://openalex.org/keywords/capacitance","display_name":"Capacitance","score":0.6692286729812622},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.6249900460243225},{"id":"https://openalex.org/keywords/signal-integrity","display_name":"Signal integrity","score":0.6173644065856934},{"id":"https://openalex.org/keywords/inductance","display_name":"Inductance","score":0.5654304623603821},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5570940971374512},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.5532316565513611},{"id":"https://openalex.org/keywords/parasitic-element","display_name":"Parasitic element","score":0.5372229814529419},{"id":"https://openalex.org/keywords/integrated-circuit","display_name":"Integrated circuit","score":0.5109593272209167},{"id":"https://openalex.org/keywords/solver","display_name":"Solver","score":0.46214187145233154},{"id":"https://openalex.org/keywords/noise","display_name":"Noise (video)","score":0.42073673009872437},{"id":"https://openalex.org/keywords/interconnection","display_name":"Interconnection","score":0.26577532291412354},{"id":"https://openalex.org/keywords/materials-science","display_name":"Materials science","score":0.2607667148113251},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.25794118642807007},{"id":"https://openalex.org/keywords/silicon","display_name":"Silicon","score":0.2522134780883789},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.17622163891792297},{"id":"https://openalex.org/keywords/optoelectronics","display_name":"Optoelectronics","score":0.1418253779411316},{"id":"https://openalex.org/keywords/physics","display_name":"Physics","score":0.10172340273857117},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.0817263126373291}],"concepts":[{"id":"https://openalex.org/C159818811","wikidata":"https://www.wikidata.org/wiki/Q7135947","display_name":"Parasitic extraction","level":2,"score":0.7610998749732971},{"id":"https://openalex.org/C45632049","wikidata":"https://www.wikidata.org/wiki/Q1578120","display_name":"Through-silicon via","level":3,"score":0.6866040229797363},{"id":"https://openalex.org/C30066665","wikidata":"https://www.wikidata.org/wiki/Q164399","display_name":"Capacitance","level":3,"score":0.6692286729812622},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.6249900460243225},{"id":"https://openalex.org/C44938667","wikidata":"https://www.wikidata.org/wiki/Q4503810","display_name":"Signal integrity","level":3,"score":0.6173644065856934},{"id":"https://openalex.org/C29210110","wikidata":"https://www.wikidata.org/wiki/Q177897","display_name":"Inductance","level":3,"score":0.5654304623603821},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5570940971374512},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.5532316565513611},{"id":"https://openalex.org/C71367568","wikidata":"https://www.wikidata.org/wiki/Q3363655","display_name":"Parasitic element","level":2,"score":0.5372229814529419},{"id":"https://openalex.org/C530198007","wikidata":"https://www.wikidata.org/wiki/Q80831","display_name":"Integrated circuit","level":2,"score":0.5109593272209167},{"id":"https://openalex.org/C2778770139","wikidata":"https://www.wikidata.org/wiki/Q1966904","display_name":"Solver","level":2,"score":0.46214187145233154},{"id":"https://openalex.org/C99498987","wikidata":"https://www.wikidata.org/wiki/Q2210247","display_name":"Noise (video)","level":3,"score":0.42073673009872437},{"id":"https://openalex.org/C123745756","wikidata":"https://www.wikidata.org/wiki/Q1665949","display_name":"Interconnection","level":2,"score":0.26577532291412354},{"id":"https://openalex.org/C192562407","wikidata":"https://www.wikidata.org/wiki/Q228736","display_name":"Materials science","level":0,"score":0.2607667148113251},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.25794118642807007},{"id":"https://openalex.org/C544956773","wikidata":"https://www.wikidata.org/wiki/Q670","display_name":"Silicon","level":2,"score":0.2522134780883789},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.17622163891792297},{"id":"https://openalex.org/C49040817","wikidata":"https://www.wikidata.org/wiki/Q193091","display_name":"Optoelectronics","level":1,"score":0.1418253779411316},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.10172340273857117},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0817263126373291},{"id":"https://openalex.org/C115961682","wikidata":"https://www.wikidata.org/wiki/Q860623","display_name":"Image (mathematics)","level":2,"score":0.0},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.0},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.0},{"id":"https://openalex.org/C17525397","wikidata":"https://www.wikidata.org/wiki/Q176140","display_name":"Electrode","level":2,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1109/3dic.2009.5306541","is_oa":false,"landing_page_url":"https://doi.org/10.1109/3dic.2009.5306541","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2009 IEEE International Conference on 3D System Integration","raw_type":"proceedings-article"},{"id":"pmh:oai:research-information.bris.ac.uk:openaire_cris_publications/fc12b096-064b-49c8-9e8e-2605395cfa97","is_oa":false,"landing_page_url":"https://research-information.bris.ac.uk/en/publications/fc12b096-064b-49c8-9e8e-2605395cfa97","pdf_url":null,"source":{"id":"https://openalex.org/S7407055359","display_name":"Explore Bristol Research","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"Pamunuwa, I D B, Weerasekera, R, Grange, M, Tenhunen, H & Zheng, L-R 2009, Compact modelling of Through-Silicon Vias (TSVs) in three-dimensional (3-D) integrated circuits. in IEEE International Conference on 3D System Integration. Institute of Electrical and Electronics Engineers (IEEE), San Francisco, CA, pp. 1-8. https://doi.org/10.1109/3DIC.2009.5306541","raw_type":"contributionToPeriodical"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[{"id":"https://openalex.org/F4320320300","display_name":"European Commission","ror":"https://ror.org/00k4n6c32"},{"id":"https://openalex.org/F4320338370","display_name":"FP7 Information and Communication Technologies","ror":null}],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":23,"referenced_works":["https://openalex.org/W169646577","https://openalex.org/W313614932","https://openalex.org/W1523422382","https://openalex.org/W2001870828","https://openalex.org/W2005220526","https://openalex.org/W2031964120","https://openalex.org/W2037771006","https://openalex.org/W2057259846","https://openalex.org/W2085280616","https://openalex.org/W2097839201","https://openalex.org/W2100212269","https://openalex.org/W2105331022","https://openalex.org/W2121044629","https://openalex.org/W2137893918","https://openalex.org/W2144149750","https://openalex.org/W2161555133","https://openalex.org/W2162828974","https://openalex.org/W2170544186","https://openalex.org/W2171186885","https://openalex.org/W2540160898","https://openalex.org/W2665082393","https://openalex.org/W6606898889","https://openalex.org/W6676246538"],"related_works":["https://openalex.org/W2546191054","https://openalex.org/W2164767665","https://openalex.org/W2534176115","https://openalex.org/W2059523044","https://openalex.org/W2171724204","https://openalex.org/W2726734932","https://openalex.org/W2033322273","https://openalex.org/W1977655281","https://openalex.org/W1963957919","https://openalex.org/W2171990275"],"abstract_inverted_index":{"Modeling":[0],"parasitic":[1],"parameters":[2],"of":[3,20,36,49,96],"Through-Silicon-Via":[4],"(TSV)":[5],"structures":[6,68],"is":[7,59,130],"essential":[8],"in":[9,24,80,88,116],"exploring":[10],"electrical":[11,56],"characteristics":[12],"such":[13,99],"as":[14,64,66,100,124],"delay":[15,70,106],"and":[16,22,41,47,71,74,108],"signal":[17],"integrity":[18],"(SI)":[19],"circuits":[21,28],"interconnections":[23],"three-dimensional":[25],"(3-D)":[26],"integrated":[27],"(ICs).":[29],"This":[30],"paper":[31],"presents":[32],"a":[33,54,127,133],"complete":[34],"set":[35],"self-consistent":[37],"equations":[38],"including":[39],"self":[40],"coupling":[42],"terms":[43],"for":[44,61,69,83,92],"resistance,":[45],"capacitance":[46],"inductance":[48],"various":[50],"TSV":[51,76],"structures.":[52],"Further,":[53],"reduced-order":[55],"circuit":[57],"model":[58],"proposed":[60,122],"isolated":[62],"TSVs":[63],"well":[65],"bundled":[67],"SI":[72],"analysis,":[73],"extracted":[75],"parasitics":[77],"are":[78,112],"employed":[79],"Spectre":[81],"simulations":[82],"performance":[84,90],"evaluations.":[85],"Critical":[86],"issues":[87],"the":[89,121],"modeling":[91],"design":[93],"space":[94],"exploration":[95],"3-D":[97],"ICs":[98],"cross-talk":[101,109],"induced":[102],"switching":[103],"pattern":[104],"dependent":[105],"variation":[107],"on":[110],"noise":[111],"discussed.":[113],"The":[114],"error":[115],"these":[117],"metrics":[118],"when":[119],"using":[120],"models":[123],"compared":[125],"to":[126,132],"field":[128],"solver":[129],"contained":[131],"few":[134],"percentage":[135],"points.":[136]},"counts_by_year":[{"year":2025,"cited_by_count":3},{"year":2024,"cited_by_count":3},{"year":2023,"cited_by_count":1},{"year":2022,"cited_by_count":1},{"year":2021,"cited_by_count":3},{"year":2020,"cited_by_count":1},{"year":2019,"cited_by_count":2},{"year":2018,"cited_by_count":2},{"year":2017,"cited_by_count":9},{"year":2016,"cited_by_count":9},{"year":2015,"cited_by_count":9},{"year":2014,"cited_by_count":8},{"year":2013,"cited_by_count":13},{"year":2012,"cited_by_count":14}],"updated_date":"2026-05-07T13:39:58.223016","created_date":"2025-10-10T00:00:00"}