{"id":"https://openalex.org/W2106106551","doi":"https://doi.org/10.1109/3dic.2009.5306540","title":"Physical mapping and performance study of a multi-clock 3-Dimensional Network-on-Chip mesh","display_name":"Physical mapping and performance study of a multi-clock 3-Dimensional Network-on-Chip mesh","publication_year":2009,"publication_date":"2009-09-01","ids":{"openalex":"https://openalex.org/W2106106551","doi":"https://doi.org/10.1109/3dic.2009.5306540","mag":"2106106551"},"language":"en","primary_location":{"id":"doi:10.1109/3dic.2009.5306540","is_oa":false,"landing_page_url":"https://doi.org/10.1109/3dic.2009.5306540","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2009 IEEE International Conference on 3D System Integration","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5052798988","display_name":"Matt Grange","orcid":null},"institutions":[{"id":"https://openalex.org/I67415387","display_name":"Lancaster University","ror":"https://ror.org/04f2nsd36","country_code":"GB","type":"education","lineage":["https://openalex.org/I67415387"]}],"countries":["GB"],"is_corresponding":true,"raw_author_name":"Matt Grange","raw_affiliation_strings":["Centre of Microsystems Engineering, Department of Engineering, Lancaster University, Lancaster, UK","Centre for Microsystems Engineering, Department of Engineering, Lancaster University, LA1 4YW, UK#TAB#"],"affiliations":[{"raw_affiliation_string":"Centre of Microsystems Engineering, Department of Engineering, Lancaster University, Lancaster, UK","institution_ids":["https://openalex.org/I67415387"]},{"raw_affiliation_string":"Centre for Microsystems Engineering, Department of Engineering, Lancaster University, LA1 4YW, UK#TAB#","institution_ids":["https://openalex.org/I67415387"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5017959153","display_name":"Awet Yemane Weldezion","orcid":null},"institutions":[{"id":"https://openalex.org/I86987016","display_name":"KTH Royal Institute of Technology","ror":"https://ror.org/026vcq606","country_code":"SE","type":"education","lineage":["https://openalex.org/I86987016"]}],"countries":["SE"],"is_corresponding":false,"raw_author_name":"Awet Yemane Weldezion","raw_affiliation_strings":["School of Information and Communication Technologies, Department of Electronics, Computer, and Software Systems, KTH Royal Institute of Technology, Kista, Sweden","[School of Information and Communication Technologies, Department of Electronics, Computer, and Software Systems, KTH Royal Institute of Technology, Electrum 229, Kista SE 16440, Sweden]"],"affiliations":[{"raw_affiliation_string":"School of Information and Communication Technologies, Department of Electronics, Computer, and Software Systems, KTH Royal Institute of Technology, Kista, Sweden","institution_ids":["https://openalex.org/I86987016"]},{"raw_affiliation_string":"[School of Information and Communication Technologies, Department of Electronics, Computer, and Software Systems, KTH Royal Institute of Technology, Electrum 229, Kista SE 16440, Sweden]","institution_ids":["https://openalex.org/I86987016"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5018789044","display_name":"Dinesh Pamunuwa","orcid":"https://orcid.org/0000-0002-4838-7932"},"institutions":[{"id":"https://openalex.org/I67415387","display_name":"Lancaster University","ror":"https://ror.org/04f2nsd36","country_code":"GB","type":"education","lineage":["https://openalex.org/I67415387"]}],"countries":["GB"],"is_corresponding":false,"raw_author_name":"Dinesh Pamunuwa","raw_affiliation_strings":["Centre of Microsystems Engineering, Department of Engineering, Lancaster University, Lancaster, UK","Centre for Microsystems Engineering, Department of Engineering, Lancaster University, LA1 4YW, UK#TAB#"],"affiliations":[{"raw_affiliation_string":"Centre of Microsystems Engineering, Department of Engineering, Lancaster University, Lancaster, UK","institution_ids":["https://openalex.org/I67415387"]},{"raw_affiliation_string":"Centre for Microsystems Engineering, Department of Engineering, Lancaster University, LA1 4YW, UK#TAB#","institution_ids":["https://openalex.org/I67415387"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5090054314","display_name":"Roshan Weerasekera","orcid":"https://orcid.org/0000-0002-6287-2731"},"institutions":[{"id":"https://openalex.org/I67415387","display_name":"Lancaster University","ror":"https://ror.org/04f2nsd36","country_code":"GB","type":"education","lineage":["https://openalex.org/I67415387"]}],"countries":["GB"],"is_corresponding":false,"raw_author_name":"Roshan Weerasekera","raw_affiliation_strings":["Centre of Microsystems Engineering, Department of Engineering, Lancaster University, Lancaster, UK","Centre for Microsystems Engineering, Department of Engineering, Lancaster University, LA1 4YW, UK#TAB#"],"affiliations":[{"raw_affiliation_string":"Centre of Microsystems Engineering, Department of Engineering, Lancaster University, Lancaster, UK","institution_ids":["https://openalex.org/I67415387"]},{"raw_affiliation_string":"Centre for Microsystems Engineering, Department of Engineering, Lancaster University, LA1 4YW, UK#TAB#","institution_ids":["https://openalex.org/I67415387"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5072973899","display_name":"Zhonghai Lu","orcid":"https://orcid.org/0000-0003-0061-3475"},"institutions":[{"id":"https://openalex.org/I86987016","display_name":"KTH Royal Institute of Technology","ror":"https://ror.org/026vcq606","country_code":"SE","type":"education","lineage":["https://openalex.org/I86987016"]}],"countries":["SE"],"is_corresponding":false,"raw_author_name":"Zhonghai Lu","raw_affiliation_strings":["School of Information and Communication Technologies, Department of Electronics, Computer, and Software Systems, KTH Royal Institute of Technology, Kista, Sweden","[School of Information and Communication Technologies, Department of Electronics, Computer, and Software Systems, KTH Royal Institute of Technology, Electrum 229, Kista SE 16440, Sweden]"],"affiliations":[{"raw_affiliation_string":"School of Information and Communication Technologies, Department of Electronics, Computer, and Software Systems, KTH Royal Institute of Technology, Kista, Sweden","institution_ids":["https://openalex.org/I86987016"]},{"raw_affiliation_string":"[School of Information and Communication Technologies, Department of Electronics, Computer, and Software Systems, KTH Royal Institute of Technology, Electrum 229, Kista SE 16440, Sweden]","institution_ids":["https://openalex.org/I86987016"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5032163732","display_name":"Axel Jantsch","orcid":"https://orcid.org/0000-0003-2251-0004"},"institutions":[{"id":"https://openalex.org/I86987016","display_name":"KTH Royal Institute of Technology","ror":"https://ror.org/026vcq606","country_code":"SE","type":"education","lineage":["https://openalex.org/I86987016"]}],"countries":["SE"],"is_corresponding":false,"raw_author_name":"Axel Jantsch","raw_affiliation_strings":["School of Information and Communication Technologies, Department of Electronics, Computer, and Software Systems, KTH Royal Institute of Technology, Kista, Sweden","[School of Information and Communication Technologies, Department of Electronics, Computer, and Software Systems, KTH Royal Institute of Technology, Electrum 229, Kista SE 16440, Sweden]"],"affiliations":[{"raw_affiliation_string":"School of Information and Communication Technologies, Department of Electronics, Computer, and Software Systems, KTH Royal Institute of Technology, Kista, Sweden","institution_ids":["https://openalex.org/I86987016"]},{"raw_affiliation_string":"[School of Information and Communication Technologies, Department of Electronics, Computer, and Software Systems, KTH Royal Institute of Technology, Electrum 229, Kista SE 16440, Sweden]","institution_ids":["https://openalex.org/I86987016"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5022761648","display_name":"Dave Shippen","orcid":null},"institutions":[{"id":"https://openalex.org/I67415387","display_name":"Lancaster University","ror":"https://ror.org/04f2nsd36","country_code":"GB","type":"education","lineage":["https://openalex.org/I67415387"]}],"countries":["GB"],"is_corresponding":false,"raw_author_name":"Dave Shippen","raw_affiliation_strings":["Centre of Microsystems Engineering, Department of Engineering, Lancaster University, Lancaster, UK","Centre for Microsystems Engineering, Department of Engineering, Lancaster University, LA1 4YW, UK#TAB#"],"affiliations":[{"raw_affiliation_string":"Centre of Microsystems Engineering, Department of Engineering, Lancaster University, Lancaster, UK","institution_ids":["https://openalex.org/I67415387"]},{"raw_affiliation_string":"Centre for Microsystems Engineering, Department of Engineering, Lancaster University, LA1 4YW, UK#TAB#","institution_ids":["https://openalex.org/I67415387"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":7,"corresponding_author_ids":["https://openalex.org/A5052798988"],"corresponding_institution_ids":["https://openalex.org/I67415387"],"apc_list":null,"apc_paid":null,"fwci":0.7243,"has_fulltext":false,"cited_by_count":5,"citation_normalized_percentile":{"value":0.74190558,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":94},"biblio":{"volume":"34","issue":null,"first_page":"1","last_page":"7"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11527","display_name":"3D IC and TSV technologies","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10018","display_name":"Advancements in Battery Materials","score":0.9934999942779541,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/interconnection","display_name":"Interconnection","score":0.804379940032959},{"id":"https://openalex.org/keywords/three-dimensional-integrated-circuit","display_name":"Three-dimensional integrated circuit","score":0.7035812735557556},{"id":"https://openalex.org/keywords/through-silicon-via","display_name":"Through-silicon via","score":0.6581223011016846},{"id":"https://openalex.org/keywords/network-on-a-chip","display_name":"Network on a chip","score":0.5980657935142517},{"id":"https://openalex.org/keywords/parasitic-extraction","display_name":"Parasitic extraction","score":0.5931311249732971},{"id":"https://openalex.org/keywords/chip","display_name":"Chip","score":0.5683456063270569},{"id":"https://openalex.org/keywords/network-packet","display_name":"Network packet","score":0.5081524848937988},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.4941602051258087},{"id":"https://openalex.org/keywords/system-on-a-chip","display_name":"System on a chip","score":0.4484184980392456},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.4468023180961609},{"id":"https://openalex.org/keywords/clock-rate","display_name":"Clock rate","score":0.4427386224269867},{"id":"https://openalex.org/keywords/latency","display_name":"Latency (audio)","score":0.43244698643684387},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.41013413667678833},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.2891964316368103},{"id":"https://openalex.org/keywords/materials-science","display_name":"Materials science","score":0.26120853424072266},{"id":"https://openalex.org/keywords/silicon","display_name":"Silicon","score":0.2511833906173706},{"id":"https://openalex.org/keywords/computer-network","display_name":"Computer network","score":0.2141854166984558},{"id":"https://openalex.org/keywords/optoelectronics","display_name":"Optoelectronics","score":0.1268983781337738},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.09330946207046509}],"concepts":[{"id":"https://openalex.org/C123745756","wikidata":"https://www.wikidata.org/wiki/Q1665949","display_name":"Interconnection","level":2,"score":0.804379940032959},{"id":"https://openalex.org/C59088047","wikidata":"https://www.wikidata.org/wiki/Q229370","display_name":"Three-dimensional integrated circuit","level":3,"score":0.7035812735557556},{"id":"https://openalex.org/C45632049","wikidata":"https://www.wikidata.org/wiki/Q1578120","display_name":"Through-silicon via","level":3,"score":0.6581223011016846},{"id":"https://openalex.org/C128519102","wikidata":"https://www.wikidata.org/wiki/Q339554","display_name":"Network on a chip","level":2,"score":0.5980657935142517},{"id":"https://openalex.org/C159818811","wikidata":"https://www.wikidata.org/wiki/Q7135947","display_name":"Parasitic extraction","level":2,"score":0.5931311249732971},{"id":"https://openalex.org/C165005293","wikidata":"https://www.wikidata.org/wiki/Q1074500","display_name":"Chip","level":2,"score":0.5683456063270569},{"id":"https://openalex.org/C158379750","wikidata":"https://www.wikidata.org/wiki/Q214111","display_name":"Network packet","level":2,"score":0.5081524848937988},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.4941602051258087},{"id":"https://openalex.org/C118021083","wikidata":"https://www.wikidata.org/wiki/Q610398","display_name":"System on a chip","level":2,"score":0.4484184980392456},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.4468023180961609},{"id":"https://openalex.org/C178693496","wikidata":"https://www.wikidata.org/wiki/Q911691","display_name":"Clock rate","level":3,"score":0.4427386224269867},{"id":"https://openalex.org/C82876162","wikidata":"https://www.wikidata.org/wiki/Q17096504","display_name":"Latency (audio)","level":2,"score":0.43244698643684387},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.41013413667678833},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.2891964316368103},{"id":"https://openalex.org/C192562407","wikidata":"https://www.wikidata.org/wiki/Q228736","display_name":"Materials science","level":0,"score":0.26120853424072266},{"id":"https://openalex.org/C544956773","wikidata":"https://www.wikidata.org/wiki/Q670","display_name":"Silicon","level":2,"score":0.2511833906173706},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.2141854166984558},{"id":"https://openalex.org/C49040817","wikidata":"https://www.wikidata.org/wiki/Q193091","display_name":"Optoelectronics","level":1,"score":0.1268983781337738},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.09330946207046509}],"mesh":[],"locations_count":3,"locations":[{"id":"doi:10.1109/3dic.2009.5306540","is_oa":false,"landing_page_url":"https://doi.org/10.1109/3dic.2009.5306540","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2009 IEEE International Conference on 3D System Integration","raw_type":"proceedings-article"},{"id":"pmh:oai:eprints.lancs.ac.uk:31660","is_oa":false,"landing_page_url":"https://eprints.lancs.ac.uk/id/eprint/31660/","pdf_url":null,"source":{"id":"https://openalex.org/S4306401916","display_name":"Lancaster EPrints (Lancaster University)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I67415387","host_organization_name":"Lancaster University","host_organization_lineage":["https://openalex.org/I67415387"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"","raw_type":"Contribution in Book/Report/Proceedings"},{"id":"pmh:oai:research-information.bris.ac.uk:openaire_cris_publications/a38ad709-1104-4fe3-b571-2fc8a760c9e7","is_oa":false,"landing_page_url":"https://research-information.bris.ac.uk/en/publications/a38ad709-1104-4fe3-b571-2fc8a760c9e7","pdf_url":null,"source":{"id":"https://openalex.org/S7407055359","display_name":"Explore Bristol Research","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"Grange, M, Weldezion, A Y, Pamunuwa, D, Weerasekera, R, Lu, Z, Jantsch, A & Shippen, D 2009, Physical Mapping and Performance Study of a Multi-Clock 3-Dimensional Network-on-Chip Mesh. in Proc. IEEE International Conference on 3D System Integration (3DIC). pp. 1-7. https://doi.org/10.1109/3DIC.2009.5306540","raw_type":"contributionToPeriodical"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Affordable and clean energy","id":"https://metadata.un.org/sdg/7","score":0.49000000953674316}],"awards":[],"funders":[{"id":"https://openalex.org/F4320320300","display_name":"European Commission","ror":"https://ror.org/00k4n6c32"}],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":34,"referenced_works":["https://openalex.org/W74773133","https://openalex.org/W129745824","https://openalex.org/W166618096","https://openalex.org/W1501077214","https://openalex.org/W2001870828","https://openalex.org/W2005220526","https://openalex.org/W2014189044","https://openalex.org/W2014919362","https://openalex.org/W2038892414","https://openalex.org/W2071003187","https://openalex.org/W2097745015","https://openalex.org/W2104283712","https://openalex.org/W2105331022","https://openalex.org/W2106537813","https://openalex.org/W2109188922","https://openalex.org/W2115045032","https://openalex.org/W2123184444","https://openalex.org/W2125357468","https://openalex.org/W2126491182","https://openalex.org/W2132321891","https://openalex.org/W2133937833","https://openalex.org/W2144149750","https://openalex.org/W2151817873","https://openalex.org/W2153215457","https://openalex.org/W2159218826","https://openalex.org/W2165021839","https://openalex.org/W2253935813","https://openalex.org/W2665082393","https://openalex.org/W4239080746","https://openalex.org/W4285719527","https://openalex.org/W6603091157","https://openalex.org/W6605194123","https://openalex.org/W6606809209","https://openalex.org/W6676246538"],"related_works":["https://openalex.org/W2027159884","https://openalex.org/W1990828594","https://openalex.org/W2089377260","https://openalex.org/W2046139226","https://openalex.org/W2513353273","https://openalex.org/W2549021975","https://openalex.org/W2333804548","https://openalex.org/W4399621287","https://openalex.org/W1968957853","https://openalex.org/W2535331497"],"abstract_inverted_index":{"The":[0,25,54,74],"physical":[1,26],"performance":[2,80],"of":[3,31,58,84],"a":[4,21,82,89],"3-Dimensional":[5],"Network-on-Chip":[6],"(NoC)":[7],"mesh":[8],"architecture":[9],"employing":[10],"through":[11,46,92],"silicon":[12],"vias":[13],"(TSV)":[14],"for":[15,67],"vertical":[16,51,86],"connectivity":[17],"is":[18,38,96],"investigated":[19],"with":[20],"cycle-accurate":[22],"RTL":[23],"simulator.":[24],"latency":[27],"and":[28,34,50,98],"area":[29],"impact":[30,76],"TSVs,":[32],"switches,":[33,48],"the":[35,42,47,62,93],"on-chip":[36,63],"interconnect":[37,65,95],"evaluated":[39],"to":[40,61],"extract":[41],"maximum":[43],"signaling":[44,69],"speeds":[45,70],"horizontal":[49],"network":[52,79],"links.":[53],"relatively":[55],"low":[56],"parasitics":[57],"TSVs":[59],"compared":[60],"2-D":[64],"allow":[66],"higher":[68,90],"between":[71],"chip":[72],"layers.":[73],"system-level":[75],"on":[77],"overall":[78],"as":[81],"result":[83],"clocking":[85],"packets":[87],"at":[88],"rate":[91],"TSV":[94],"simulated":[97],"reported.":[99]},"counts_by_year":[{"year":2016,"cited_by_count":1},{"year":2014,"cited_by_count":1},{"year":2013,"cited_by_count":1}],"updated_date":"2026-04-04T16:13:02.066488","created_date":"2025-10-10T00:00:00"}