{"id":"https://openalex.org/W2136811667","doi":"https://doi.org/10.1109/3dic.2009.5306528","title":"High speed I/O and thermal effect characterization of 3D stacked ICs","display_name":"High speed I/O and thermal effect characterization of 3D stacked ICs","publication_year":2009,"publication_date":"2009-09-01","ids":{"openalex":"https://openalex.org/W2136811667","doi":"https://doi.org/10.1109/3dic.2009.5306528","mag":"2136811667"},"language":"en","primary_location":{"id":"doi:10.1109/3dic.2009.5306528","is_oa":false,"landing_page_url":"https://doi.org/10.1109/3dic.2009.5306528","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2009 IEEE International Conference on 3D System Integration","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5033119262","display_name":"Moishe Groger","orcid":null},"institutions":[{"id":"https://openalex.org/I33213144","display_name":"University of Florida","ror":"https://ror.org/02y3ad647","country_code":"US","type":"education","lineage":["https://openalex.org/I33213144"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"Moishe Groger","raw_affiliation_strings":["Department of Electrical & Computer Engineering, University of Florida, Gainesville, FL, USA","Department of Electrical and Computer Engineering, University of Florida, Gainesville, 32611, USA#TAB#"],"affiliations":[{"raw_affiliation_string":"Department of Electrical & Computer Engineering, University of Florida, Gainesville, FL, USA","institution_ids":["https://openalex.org/I33213144"]},{"raw_affiliation_string":"Department of Electrical and Computer Engineering, University of Florida, Gainesville, 32611, USA#TAB#","institution_ids":["https://openalex.org/I33213144"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5034033798","display_name":"Shadi M. Harb","orcid":"https://orcid.org/0000-0001-8146-2837"},"institutions":[{"id":"https://openalex.org/I33213144","display_name":"University of Florida","ror":"https://ror.org/02y3ad647","country_code":"US","type":"education","lineage":["https://openalex.org/I33213144"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Shadi M. Harb","raw_affiliation_strings":["Department of Electrical & Computer Engineering, University of Florida, Gainesville, FL, USA","Department of Electrical and Computer Engineering, University of Florida, Gainesville, 32611, USA#TAB#"],"affiliations":[{"raw_affiliation_string":"Department of Electrical & Computer Engineering, University of Florida, Gainesville, FL, USA","institution_ids":["https://openalex.org/I33213144"]},{"raw_affiliation_string":"Department of Electrical and Computer Engineering, University of Florida, Gainesville, 32611, USA#TAB#","institution_ids":["https://openalex.org/I33213144"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5053048449","display_name":"Devin Morris","orcid":null},"institutions":[{"id":"https://openalex.org/I33213144","display_name":"University of Florida","ror":"https://ror.org/02y3ad647","country_code":"US","type":"education","lineage":["https://openalex.org/I33213144"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Devin Morris","raw_affiliation_strings":["Department of Electrical & Computer Engineering, University of Florida, Gainesville, FL, USA","Department of Electrical and Computer Engineering, University of Florida, Gainesville, 32611, USA#TAB#"],"affiliations":[{"raw_affiliation_string":"Department of Electrical & Computer Engineering, University of Florida, Gainesville, FL, USA","institution_ids":["https://openalex.org/I33213144"]},{"raw_affiliation_string":"Department of Electrical and Computer Engineering, University of Florida, Gainesville, 32611, USA#TAB#","institution_ids":["https://openalex.org/I33213144"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5061760483","display_name":"W.R. Eisenstadt","orcid":"https://orcid.org/0000-0003-2920-6638"},"institutions":[{"id":"https://openalex.org/I33213144","display_name":"University of Florida","ror":"https://ror.org/02y3ad647","country_code":"US","type":"education","lineage":["https://openalex.org/I33213144"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"William R. Eisenstadt","raw_affiliation_strings":["Department of Electrical & Computer Engineering, University of Florida, Gainesville, FL, USA","Department of Electrical and Computer Engineering, University of Florida, Gainesville, 32611, USA#TAB#"],"affiliations":[{"raw_affiliation_string":"Department of Electrical & Computer Engineering, University of Florida, Gainesville, FL, USA","institution_ids":["https://openalex.org/I33213144"]},{"raw_affiliation_string":"Department of Electrical and Computer Engineering, University of Florida, Gainesville, 32611, USA#TAB#","institution_ids":["https://openalex.org/I33213144"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5070779291","display_name":"Sudeep Puligundla","orcid":null},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Sudeep Puligundla","raw_affiliation_strings":["Intel Corporation, Hillsboro, OR, USA","Intel Corporation Hillsboro OR 97124 USA"],"affiliations":[{"raw_affiliation_string":"Intel Corporation, Hillsboro, OR, USA","institution_ids":["https://openalex.org/I1343180700"]},{"raw_affiliation_string":"Intel Corporation Hillsboro OR 97124 USA","institution_ids":["https://openalex.org/I1343180700"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":5,"corresponding_author_ids":["https://openalex.org/A5033119262"],"corresponding_institution_ids":["https://openalex.org/I33213144"],"apc_list":null,"apc_paid":null,"fwci":0.8972,"has_fulltext":false,"cited_by_count":5,"citation_normalized_percentile":{"value":0.77781171,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":94},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"5"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11527","display_name":"3D IC and TSV technologies","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11527","display_name":"3D IC and TSV technologies","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9987999796867371,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9980000257492065,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/interconnection","display_name":"Interconnection","score":0.6559541821479797},{"id":"https://openalex.org/keywords/three-dimensional-integrated-circuit","display_name":"Three-dimensional integrated circuit","score":0.6426291465759277},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.5735463500022888},{"id":"https://openalex.org/keywords/jitter","display_name":"Jitter","score":0.5589397549629211},{"id":"https://openalex.org/keywords/integrated-circuit","display_name":"Integrated circuit","score":0.5509768724441528},{"id":"https://openalex.org/keywords/control-logic","display_name":"Control logic","score":0.4946577250957489},{"id":"https://openalex.org/keywords/current-mode-logic","display_name":"Current-mode logic","score":0.4894629716873169},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.4766741096973419},{"id":"https://openalex.org/keywords/through-silicon-via","display_name":"Through-silicon via","score":0.4441162049770355},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.413823664188385},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.3343971371650696},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.3292468190193176},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.2729526162147522},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.24684864282608032},{"id":"https://openalex.org/keywords/wafer","display_name":"Wafer","score":0.2189067006111145},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.10422790050506592}],"concepts":[{"id":"https://openalex.org/C123745756","wikidata":"https://www.wikidata.org/wiki/Q1665949","display_name":"Interconnection","level":2,"score":0.6559541821479797},{"id":"https://openalex.org/C59088047","wikidata":"https://www.wikidata.org/wiki/Q229370","display_name":"Three-dimensional integrated circuit","level":3,"score":0.6426291465759277},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.5735463500022888},{"id":"https://openalex.org/C134652429","wikidata":"https://www.wikidata.org/wiki/Q1052698","display_name":"Jitter","level":2,"score":0.5589397549629211},{"id":"https://openalex.org/C530198007","wikidata":"https://www.wikidata.org/wiki/Q80831","display_name":"Integrated circuit","level":2,"score":0.5509768724441528},{"id":"https://openalex.org/C2776350369","wikidata":"https://www.wikidata.org/wiki/Q843479","display_name":"Control logic","level":2,"score":0.4946577250957489},{"id":"https://openalex.org/C2780295579","wikidata":"https://www.wikidata.org/wiki/Q5195108","display_name":"Current-mode logic","level":3,"score":0.4894629716873169},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.4766741096973419},{"id":"https://openalex.org/C45632049","wikidata":"https://www.wikidata.org/wiki/Q1578120","display_name":"Through-silicon via","level":3,"score":0.4441162049770355},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.413823664188385},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.3343971371650696},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.3292468190193176},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.2729526162147522},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.24684864282608032},{"id":"https://openalex.org/C160671074","wikidata":"https://www.wikidata.org/wiki/Q267131","display_name":"Wafer","level":2,"score":0.2189067006111145},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.10422790050506592}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/3dic.2009.5306528","is_oa":false,"landing_page_url":"https://doi.org/10.1109/3dic.2009.5306528","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2009 IEEE International Conference on 3D System Integration","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.6000000238418579,"display_name":"Affordable and clean energy","id":"https://metadata.un.org/sdg/7"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":13,"referenced_works":["https://openalex.org/W1484077497","https://openalex.org/W1522518262","https://openalex.org/W2019198721","https://openalex.org/W2040810246","https://openalex.org/W2087092955","https://openalex.org/W2107398534","https://openalex.org/W2147495308","https://openalex.org/W2160710178","https://openalex.org/W2245093762","https://openalex.org/W4285719527","https://openalex.org/W6631088410","https://openalex.org/W6681783421","https://openalex.org/W6690985096"],"related_works":["https://openalex.org/W2027159884","https://openalex.org/W1990828594","https://openalex.org/W2089377260","https://openalex.org/W2549021975","https://openalex.org/W2046139226","https://openalex.org/W2333804548","https://openalex.org/W2513353273","https://openalex.org/W1968957853","https://openalex.org/W2310189477","https://openalex.org/W3093450488"],"abstract_inverted_index":{"This":[0],"work":[1],"focuses":[2],"on":[3],"characterizing":[4],"the":[5,8,22,51,104,126,148,155,165,174,190,197],"performance":[6,149,166,193],"of":[7,150,167],"3D":[9,52,191],"TSVs":[10],"under":[11],"high":[12,112,143,151],"speed":[13,113,144],"transient":[14],"simulation,":[15],"which":[16],"could":[17],"potentially":[18],"evaluate":[19],"and":[20,38,46,79,132,171],"verify":[21],"electrical":[23],"models":[24],"for":[25,48,129],"these":[26],"vertical":[27,108],"connections.":[28],"A":[29,73],"gunning":[30],"transceiver":[31],"logic":[32,81],"(GTL)":[33],"I/O":[34,58,89,97,137,198],"on-chip":[35],"test":[36,41,98,164],"IC":[37,42,99,178],"a":[39,130],"CML/thermal":[40],"has":[43],"been":[44],"designed":[45,140],"sent":[47],"fabrication":[49],"using":[50],"FDSOI":[53],"CMOS":[54],"technology.":[55],"The":[56,95,118],"GTL":[57,90,96],"circuits":[59,138],"are":[60],"used":[61,84,162],"to":[62,85,102,141,163,188],"inject":[63],"different":[64,68,71,88,93,116,133],"data":[65,134],"patterns":[66],"at":[67,92],"frequencies":[69],"across":[70],"tiers.":[72,94,117],"control":[74,80],"MUX":[75],"with":[76],"tri-state":[77],"buffers":[78,153],"can":[82],"be":[83,122],"switch":[86],"between":[87,107],"drivers":[91],"is":[100],"dedicated":[101],"measure":[103],"NEXT/FEXT":[105],"crosstalk":[106],"connections":[109],"by":[110,124,196],"firing":[111],"signals":[114,160,175],"from":[115,177],"data-dependent-jitter":[119],"(DDJ)":[120],"will":[121],"characterized":[123],"observing":[125],"eye":[127],"diagram":[128],"random":[131],"patterns.":[135],"CML":[136],"were":[139,161,184],"characterize":[142],"differential":[145],"transmission,":[146],"especially,":[147],"current":[152],"in":[154,186],"three":[156],"tiered-system":[157],"implementation.":[158],"Differential":[159],"through-silicon":[168],"vias":[169],"(TSV)":[170],"interconnect":[172],"as":[173,194],"transmit":[176],"tier-to-tier.":[179],"In":[180],"addition,":[181],"temperature":[182],"sensors":[183],"integrated":[185],"order":[187],"model":[189],"thermal":[192],"affected":[195],"drivers.":[199]},"counts_by_year":[{"year":2014,"cited_by_count":1},{"year":2013,"cited_by_count":1},{"year":2012,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}