{"id":"https://openalex.org/W2104916778","doi":"https://doi.org/10.1109/.2006.1629391","title":"High Performance and Alleviated Hot-spot Problem in Processor Frontend with Enhanced Instruction Fetch Bandwidth Utilization","display_name":"High Performance and Alleviated Hot-spot Problem in Processor Frontend with Enhanced Instruction Fetch Bandwidth Utilization","publication_year":2006,"publication_date":"2006-05-25","ids":{"openalex":"https://openalex.org/W2104916778","doi":"https://doi.org/10.1109/.2006.1629391","mag":"2104916778"},"language":"en","primary_location":{"id":"doi:10.1109/.2006.1629391","is_oa":false,"landing_page_url":"https://doi.org/10.1109/.2006.1629391","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2006 IEEE International Performance Computing and Communications Conference","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5062463421","display_name":"P. Rajamani","orcid":null},"institutions":[{"id":"https://openalex.org/I162577319","display_name":"The University of Texas at Dallas","ror":"https://ror.org/049emcs32","country_code":"US","type":"education","lineage":["https://openalex.org/I162577319"]},{"id":"https://openalex.org/I4210166600","display_name":"Dependable Computing (United States)","ror":"https://ror.org/05eh8wd69","country_code":"US","type":"company","lineage":["https://openalex.org/I4210166600"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"P. Rajamani","raw_affiliation_strings":["High Performance Dependable Computing Laboratory, Department of Electrical Engineering, University of Texas, Dallas, Richardson, TX, USA","Dept. of Electr. Eng., Texas Univ., Dallas, TX"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"High Performance Dependable Computing Laboratory, Department of Electrical Engineering, University of Texas, Dallas, Richardson, TX, USA","institution_ids":["https://openalex.org/I162577319","https://openalex.org/I4210166600"]},{"raw_affiliation_string":"Dept. of Electr. Eng., Texas Univ., Dallas, TX","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5110198942","display_name":"Jaimini Shah","orcid":null},"institutions":[{"id":"https://openalex.org/I162577319","display_name":"The University of Texas at Dallas","ror":"https://ror.org/049emcs32","country_code":"US","type":"education","lineage":["https://openalex.org/I162577319"]},{"id":"https://openalex.org/I4210166600","display_name":"Dependable Computing (United States)","ror":"https://ror.org/05eh8wd69","country_code":"US","type":"company","lineage":["https://openalex.org/I4210166600"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"J.P. Shah","raw_affiliation_strings":["High Performance Dependable Computing Laboratory, Department of Electrical Engineering, University of Texas, Dallas, Richardson, TX, USA","Dept. of Electr. Eng., Texas Univ., Dallas, TX"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"High Performance Dependable Computing Laboratory, Department of Electrical Engineering, University of Texas, Dallas, Richardson, TX, USA","institution_ids":["https://openalex.org/I162577319","https://openalex.org/I4210166600"]},{"raw_affiliation_string":"Dept. of Electr. Eng., Texas Univ., Dallas, TX","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5111890360","display_name":"Vignesh Veppur Sankaranarayanan","orcid":null},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"V. Sankaranarayanan","raw_affiliation_strings":["Digital Enterprise Group, Intel Corporation, Santa Clara, CA, USA","[Digital Enterprise Group, Intel Corporation, Santa Clara, CA, USA]"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Digital Enterprise Group, Intel Corporation, Santa Clara, CA, USA","institution_ids":["https://openalex.org/I1343180700"]},{"raw_affiliation_string":"[Digital Enterprise Group, Intel Corporation, Santa Clara, CA, USA]","institution_ids":["https://openalex.org/I1343180700"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5048592666","display_name":"R. Sangireddy","orcid":null},"institutions":[{"id":"https://openalex.org/I162577319","display_name":"The University of Texas at Dallas","ror":"https://ror.org/049emcs32","country_code":"US","type":"education","lineage":["https://openalex.org/I162577319"]},{"id":"https://openalex.org/I4210166600","display_name":"Dependable Computing (United States)","ror":"https://ror.org/05eh8wd69","country_code":"US","type":"company","lineage":["https://openalex.org/I4210166600"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"R. Sangireddy","raw_affiliation_strings":["High Performance Dependable Computing Laboratory, Department of Electrical Engineering, University of Texas, Dallas, Richardson, TX, USA","[High Performance Dependable Computing Laboratory, Department of Electrical Engineering, University of Texas, Dallas, Richardson, TX, USA]"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"High Performance Dependable Computing Laboratory, Department of Electrical Engineering, University of Texas, Dallas, Richardson, TX, USA","institution_ids":["https://openalex.org/I162577319","https://openalex.org/I4210166600"]},{"raw_affiliation_string":"[High Performance Dependable Computing Laboratory, Department of Electrical Engineering, University of Texas, Dallas, Richardson, TX, USA]","institution_ids":["https://openalex.org/I162577319"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":4,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":1,"citation_normalized_percentile":{"value":0.13203133,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":94},"biblio":{"volume":"93","issue":null,"first_page":"63","last_page":"70"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9983999729156494,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9979000091552734,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7943493127822876},{"id":"https://openalex.org/keywords/instructions-per-cycle","display_name":"Instructions per cycle","score":0.669518232345581},{"id":"https://openalex.org/keywords/cache","display_name":"Cache","score":0.5584641098976135},{"id":"https://openalex.org/keywords/instruction-level-parallelism","display_name":"Instruction-level parallelism","score":0.5105477571487427},{"id":"https://openalex.org/keywords/benchmark","display_name":"Benchmark (surveying)","score":0.5050666928291321},{"id":"https://openalex.org/keywords/microarchitecture","display_name":"Microarchitecture","score":0.49568212032318115},{"id":"https://openalex.org/keywords/bandwidth","display_name":"Bandwidth (computing)","score":0.48577216267585754},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.45827293395996094},{"id":"https://openalex.org/keywords/reduction","display_name":"Reduction (mathematics)","score":0.4350828230381012},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.4310835897922516},{"id":"https://openalex.org/keywords/queue","display_name":"Queue","score":0.42485445737838745},{"id":"https://openalex.org/keywords/throughput","display_name":"Throughput","score":0.4194740056991577},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.2531428933143616},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.2175293266773224},{"id":"https://openalex.org/keywords/computer-network","display_name":"Computer network","score":0.1918063461780548},{"id":"https://openalex.org/keywords/parallelism","display_name":"Parallelism (grammar)","score":0.18816104531288147},{"id":"https://openalex.org/keywords/central-processing-unit","display_name":"Central processing unit","score":0.1303192675113678},{"id":"https://openalex.org/keywords/wireless","display_name":"Wireless","score":0.0968380868434906}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7943493127822876},{"id":"https://openalex.org/C156972235","wikidata":"https://www.wikidata.org/wiki/Q1443434","display_name":"Instructions per cycle","level":3,"score":0.669518232345581},{"id":"https://openalex.org/C115537543","wikidata":"https://www.wikidata.org/wiki/Q165596","display_name":"Cache","level":2,"score":0.5584641098976135},{"id":"https://openalex.org/C140763907","wikidata":"https://www.wikidata.org/wiki/Q2714055","display_name":"Instruction-level parallelism","level":3,"score":0.5105477571487427},{"id":"https://openalex.org/C185798385","wikidata":"https://www.wikidata.org/wiki/Q1161707","display_name":"Benchmark (surveying)","level":2,"score":0.5050666928291321},{"id":"https://openalex.org/C107598950","wikidata":"https://www.wikidata.org/wiki/Q259864","display_name":"Microarchitecture","level":2,"score":0.49568212032318115},{"id":"https://openalex.org/C2776257435","wikidata":"https://www.wikidata.org/wiki/Q1576430","display_name":"Bandwidth (computing)","level":2,"score":0.48577216267585754},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.45827293395996094},{"id":"https://openalex.org/C111335779","wikidata":"https://www.wikidata.org/wiki/Q3454686","display_name":"Reduction (mathematics)","level":2,"score":0.4350828230381012},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.4310835897922516},{"id":"https://openalex.org/C160403385","wikidata":"https://www.wikidata.org/wiki/Q220543","display_name":"Queue","level":2,"score":0.42485445737838745},{"id":"https://openalex.org/C157764524","wikidata":"https://www.wikidata.org/wiki/Q1383412","display_name":"Throughput","level":3,"score":0.4194740056991577},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.2531428933143616},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.2175293266773224},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.1918063461780548},{"id":"https://openalex.org/C2781172179","wikidata":"https://www.wikidata.org/wiki/Q853109","display_name":"Parallelism (grammar)","level":2,"score":0.18816104531288147},{"id":"https://openalex.org/C49154492","wikidata":"https://www.wikidata.org/wiki/Q5300","display_name":"Central processing unit","level":2,"score":0.1303192675113678},{"id":"https://openalex.org/C555944384","wikidata":"https://www.wikidata.org/wiki/Q249","display_name":"Wireless","level":2,"score":0.0968380868434906},{"id":"https://openalex.org/C205649164","wikidata":"https://www.wikidata.org/wiki/Q1071","display_name":"Geography","level":0,"score":0.0},{"id":"https://openalex.org/C13280743","wikidata":"https://www.wikidata.org/wiki/Q131089","display_name":"Geodesy","level":1,"score":0.0},{"id":"https://openalex.org/C2524010","wikidata":"https://www.wikidata.org/wiki/Q8087","display_name":"Geometry","level":1,"score":0.0},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/.2006.1629391","is_oa":false,"landing_page_url":"https://doi.org/10.1109/.2006.1629391","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2006 IEEE International Performance Computing and Communications Conference","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Affordable and clean energy","id":"https://metadata.un.org/sdg/7","score":0.9200000166893005}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":32,"referenced_works":["https://openalex.org/W65564217","https://openalex.org/W634823175","https://openalex.org/W1562342676","https://openalex.org/W1946902536","https://openalex.org/W1963529871","https://openalex.org/W2032094184","https://openalex.org/W2063255488","https://openalex.org/W2113901785","https://openalex.org/W2120636791","https://openalex.org/W2123412482","https://openalex.org/W2125263803","https://openalex.org/W2129962996","https://openalex.org/W2130836267","https://openalex.org/W2133181071","https://openalex.org/W2148010420","https://openalex.org/W2150253252","https://openalex.org/W2150392806","https://openalex.org/W2158909727","https://openalex.org/W2163403936","https://openalex.org/W2165423885","https://openalex.org/W2243964973","https://openalex.org/W4231912112","https://openalex.org/W4242976792","https://openalex.org/W4251804317","https://openalex.org/W4252770880","https://openalex.org/W4255323062","https://openalex.org/W4285719527","https://openalex.org/W6602628681","https://openalex.org/W6620456075","https://openalex.org/W6633566297","https://openalex.org/W6635099839","https://openalex.org/W6641052970"],"related_works":["https://openalex.org/W2027935151","https://openalex.org/W2533681803","https://openalex.org/W2055341571","https://openalex.org/W2611818882","https://openalex.org/W2562747857","https://openalex.org/W3081116756","https://openalex.org/W2611592534","https://openalex.org/W2101536355","https://openalex.org/W1788425660","https://openalex.org/W4242316748"],"abstract_inverted_index":{"Current":[0],"day":[1],"wide-issue":[2],"processors":[3],"require":[4],"the":[5,9,16,20,35,46,66,70,77,100,106,117,142,150,158,208,216,219,222,226,229,250,254,257],"fetch":[6],"engine":[7],"in":[8,19,53,105,124,127,145,149,161,168,172,178,196,199,207,218,245,253],"frontend":[10,255],"to":[11,15,22,34,50,97,110,116,121,136,203,221,228,242],"continuously":[12],"supply":[13,98,113],"instructions":[14,104,115,130,227],"issue":[17,165],"queue":[18],"backend":[21,230],"extract":[23],"maximum":[24],"possible":[25],"amount":[26],"of":[27,38,65,79,102,114,129,138,153,157,256],"instruction":[28,40,85],"level":[29],"parallelism":[30],"(ILP).":[31],"Further,":[32,141,190],"due":[33,49,135],"continuous":[36],"access":[37,220],"level-1":[39],"cache":[41],"(IL1)":[42],"for":[43,184],"fetching":[44],"instructions,":[45],"power":[47],"dissipation":[48],"switching":[51,243],"activity":[52,244],"IL1":[54,62,154,200,223,246],"is":[55,63],"overwhelmingly":[56],"high":[57],"and":[58,60,174,247],"continuous,":[59],"hence":[61,248],"one":[64],"prominent":[67],"hot-spots":[68],"on":[69,182],"chip.":[71],"In":[72],"this":[73],"paper,":[74],"we":[75],"alleviate":[76],"effect":[78],"control":[80],"dependencies":[81],"whenever":[82,234],"a":[83,87,94,111,146,169,175,204,235,240],"branch":[84],"forms":[86],"small":[88],"loop.":[89],"We":[90],"use":[91],"replicator":[92],"architecture,":[93],"novel":[95],"mechanism":[96,143,194],"twice":[99],"number":[101,152],"loop":[103,236],"same":[107],"cycle,":[108],"leading":[109,202],"faster":[112],"backend.":[118],"This":[119,238],"leads":[120],"an":[122,162,191],"improvement":[123,171],"processor":[125,166,186],"throughput":[126],"terms":[128],"committed":[131],"per":[132],"cycle":[133],"(IPC)":[134],"extraction":[137],"higher":[139],"ILP.":[140],"results":[144,167,195],"significant":[147],"reduction":[148,177,198,206],"total":[151],"accesses.":[155],"Implementation":[156],"proposed":[159],"technique":[160],"8-wide":[163],"out-of-order":[164],"19%":[170],"IPC,":[173],"8.5%":[176],"overall":[179,209],"energy":[180,210],"consumption":[181],"average,":[183],"various":[185],"evaluation":[187],"benchmark":[188],"programs.":[189],"enhanced":[192,213],"Replicator":[193],"larger":[197],"accesses,":[201],"16%":[205],"consumed.":[211],"The":[212],"architecture":[214],"removes":[215],"continuity":[217],"by":[224,232],"feeding":[225],"all":[231],"itself":[233],"occurs.":[237],"gives":[239],"break":[241],"mitigates":[249],"hot-spot":[251],"problem":[252],"processor.":[258]},"counts_by_year":[{"year":2022,"cited_by_count":1}],"updated_date":"2026-06-11T09:08:48.828518","created_date":"2025-10-10T00:00:00"}