{"id":"https://openalex.org/W2151500628","doi":"https://doi.org/10.1093/comjnl/bxu072","title":"Power Optimization in Logic Synthesis for Mixed Polarity Reed-Muller Logic Circuits","display_name":"Power Optimization in Logic Synthesis for Mixed Polarity Reed-Muller Logic Circuits","publication_year":2014,"publication_date":"2014-09-08","ids":{"openalex":"https://openalex.org/W2151500628","doi":"https://doi.org/10.1093/comjnl/bxu072","mag":"2151500628"},"language":"en","primary_location":{"id":"doi:10.1093/comjnl/bxu072","is_oa":false,"landing_page_url":"https://doi.org/10.1093/comjnl/bxu072","pdf_url":null,"source":{"id":"https://openalex.org/S44643521","display_name":"The Computer Journal","issn_l":"0010-4620","issn":["0010-4620","1460-2067"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310311648","host_organization_name":"Oxford University Press","host_organization_lineage":["https://openalex.org/P4310311648","https://openalex.org/P4310311647"],"host_organization_lineage_names":["Oxford University Press","University of Oxford"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"The Computer Journal","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5100395177","display_name":"Xiaolin Wang","orcid":"https://orcid.org/0000-0003-4150-0848"},"institutions":[{"id":"https://openalex.org/I82880672","display_name":"Beihang University","ror":"https://ror.org/00wk2mp56","country_code":"CN","type":"education","lineage":["https://openalex.org/I82880672"]}],"countries":["CN"],"is_corresponding":true,"raw_author_name":"X. Wang","raw_affiliation_strings":["School of Electronic and Information Engineering, Beihang University, Beijing 100191, China"],"affiliations":[{"raw_affiliation_string":"School of Electronic and Information Engineering, Beihang University, Beijing 100191, China","institution_ids":["https://openalex.org/I82880672"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5024784770","display_name":"Ying Lu","orcid":"https://orcid.org/0000-0001-6077-2422"},"institutions":[{"id":"https://openalex.org/I82880672","display_name":"Beihang University","ror":"https://ror.org/00wk2mp56","country_code":"CN","type":"education","lineage":["https://openalex.org/I82880672"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Y. Lu","raw_affiliation_strings":["School of Electronic and Information Engineering, Beihang University, Beijing 100191, China"],"affiliations":[{"raw_affiliation_string":"School of Electronic and Information Engineering, Beihang University, Beijing 100191, China","institution_ids":["https://openalex.org/I82880672"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5100342298","display_name":"Yuwen Zhang","orcid":"https://orcid.org/0000-0001-8915-1769"},"institutions":[{"id":"https://openalex.org/I82880672","display_name":"Beihang University","ror":"https://ror.org/00wk2mp56","country_code":"CN","type":"education","lineage":["https://openalex.org/I82880672"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Y. Zhang","raw_affiliation_strings":["School of Electronic and Information Engineering, Beihang University, Beijing 100191, China"],"affiliations":[{"raw_affiliation_string":"School of Electronic and Information Engineering, Beihang University, Beijing 100191, China","institution_ids":["https://openalex.org/I82880672"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5038916444","display_name":"Zhijin Zhao","orcid":"https://orcid.org/0000-0002-5408-0574"},"institutions":[{"id":"https://openalex.org/I82880672","display_name":"Beihang University","ror":"https://ror.org/00wk2mp56","country_code":"CN","type":"education","lineage":["https://openalex.org/I82880672"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Z. Zhao","raw_affiliation_strings":["School of Electronic and Information Engineering, Beihang University, Beijing 100191, China"],"affiliations":[{"raw_affiliation_string":"School of Electronic and Information Engineering, Beihang University, Beijing 100191, China","institution_ids":["https://openalex.org/I82880672"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5103087770","display_name":"Tongsheng Xia","orcid":"https://orcid.org/0000-0002-5682-7977"},"institutions":[{"id":"https://openalex.org/I82880672","display_name":"Beihang University","ror":"https://ror.org/00wk2mp56","country_code":"CN","type":"education","lineage":["https://openalex.org/I82880672"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"T. Xia","raw_affiliation_strings":["School of Electronic and Information Engineering, Beihang University, Beijing 100191, China"],"affiliations":[{"raw_affiliation_string":"School of Electronic and Information Engineering, Beihang University, Beijing 100191, China","institution_ids":["https://openalex.org/I82880672"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5100375307","display_name":"Xiao Li","orcid":"https://orcid.org/0000-0002-7992-3873"},"institutions":[{"id":"https://openalex.org/I82880672","display_name":"Beihang University","ror":"https://ror.org/00wk2mp56","country_code":"CN","type":"education","lineage":["https://openalex.org/I82880672"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"L. Xiao","raw_affiliation_strings":["School of Computer Science and Engineering, Beihang University, Beijing 100191, China"],"affiliations":[{"raw_affiliation_string":"School of Computer Science and Engineering, Beihang University, Beijing 100191, China","institution_ids":["https://openalex.org/I82880672"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":6,"corresponding_author_ids":["https://openalex.org/A5100395177"],"corresponding_institution_ids":["https://openalex.org/I82880672"],"apc_list":{"value":2635,"currency":"GBP","value_usd":3232},"apc_paid":null,"fwci":1.256,"has_fulltext":false,"cited_by_count":17,"citation_normalized_percentile":{"value":0.8324746,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":98},"biblio":{"volume":"58","issue":"6","first_page":"1306","last_page":"1313"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9835000038146973,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9835000038146973,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10913","display_name":"Molecular Junctions and Nanostructures","score":0.9678999781608582,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.953499972820282,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/logic-optimization","display_name":"Logic optimization","score":0.7023749351501465},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6282036304473877},{"id":"https://openalex.org/keywords/sequential-logic","display_name":"Sequential logic","score":0.604678213596344},{"id":"https://openalex.org/keywords/logic-family","display_name":"Logic family","score":0.5934907793998718},{"id":"https://openalex.org/keywords/logic-synthesis","display_name":"Logic synthesis","score":0.5600287318229675},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.5580459237098694},{"id":"https://openalex.org/keywords/resistor\u2013transistor-logic","display_name":"Resistor\u2013transistor logic","score":0.5180454254150391},{"id":"https://openalex.org/keywords/digital-electronics","display_name":"Digital electronics","score":0.4957462251186371},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.48108550906181335},{"id":"https://openalex.org/keywords/pass-transistor-logic","display_name":"Pass transistor logic","score":0.43521618843078613},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.41422879695892334},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.3588520884513855},{"id":"https://openalex.org/keywords/theoretical-computer-science","display_name":"Theoretical computer science","score":0.3564770817756653},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.13393372297286987},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.10094591975212097}],"concepts":[{"id":"https://openalex.org/C28449271","wikidata":"https://www.wikidata.org/wiki/Q6667469","display_name":"Logic optimization","level":4,"score":0.7023749351501465},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6282036304473877},{"id":"https://openalex.org/C187075797","wikidata":"https://www.wikidata.org/wiki/Q173245","display_name":"Sequential logic","level":3,"score":0.604678213596344},{"id":"https://openalex.org/C162454741","wikidata":"https://www.wikidata.org/wiki/Q173359","display_name":"Logic family","level":4,"score":0.5934907793998718},{"id":"https://openalex.org/C157922185","wikidata":"https://www.wikidata.org/wiki/Q173198","display_name":"Logic synthesis","level":3,"score":0.5600287318229675},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.5580459237098694},{"id":"https://openalex.org/C180405849","wikidata":"https://www.wikidata.org/wiki/Q173464","display_name":"Resistor\u2013transistor logic","level":5,"score":0.5180454254150391},{"id":"https://openalex.org/C81843906","wikidata":"https://www.wikidata.org/wiki/Q173156","display_name":"Digital electronics","level":3,"score":0.4957462251186371},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.48108550906181335},{"id":"https://openalex.org/C198521697","wikidata":"https://www.wikidata.org/wiki/Q7142438","display_name":"Pass transistor logic","level":4,"score":0.43521618843078613},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.41422879695892334},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.3588520884513855},{"id":"https://openalex.org/C80444323","wikidata":"https://www.wikidata.org/wiki/Q2878974","display_name":"Theoretical computer science","level":1,"score":0.3564770817756653},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.13393372297286987},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.10094591975212097}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1093/comjnl/bxu072","is_oa":false,"landing_page_url":"https://doi.org/10.1093/comjnl/bxu072","pdf_url":null,"source":{"id":"https://openalex.org/S44643521","display_name":"The Computer Journal","issn_l":"0010-4620","issn":["0010-4620","1460-2067"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310311648","host_organization_name":"Oxford University Press","host_organization_lineage":["https://openalex.org/P4310311648","https://openalex.org/P4310311647"],"host_organization_lineage_names":["Oxford University Press","University of Oxford"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"The Computer Journal","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.6899999976158142,"display_name":"Peace, Justice and strong institutions","id":"https://metadata.un.org/sdg/16"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":0,"referenced_works":[],"related_works":["https://openalex.org/W2789662562","https://openalex.org/W2017528947","https://openalex.org/W2021357106","https://openalex.org/W2082591327","https://openalex.org/W2386022279","https://openalex.org/W2152533674","https://openalex.org/W2356714888","https://openalex.org/W1828408332","https://openalex.org/W2991771859","https://openalex.org/W2006855068"],"abstract_inverted_index":{"Mixed":[0],"Polarity":[1],"Reed-Muller":[2],"(MPRM)":[3],"logic":[4,23,27,37,110,150],"draws":[5],"more":[6,8],"and":[7,57,120,141],"attention":[9],"for":[10,25,35,108,127,148],"its":[11],"advantages":[12],"over":[13],"Boolean":[14],"logic.":[15],"This":[16,112],"paper":[17],"works":[18],"on":[19],"power":[20,32,69,99,106,146],"optimization":[21],"in":[22,104,117,144],"synthesis":[24,107],"MPRM":[26,36,109,149],"circuits.":[28,111,130],"We":[29],"present":[30],"a":[31,40,121],"estimation":[33,66,100],"model":[34,101,113,136],"circuits":[38],"from":[39,89],"probabilistic":[41],"point":[42],"of":[43,48,67],"view.":[44],"A":[45],"key":[46],"feature":[47],"this":[49,98,135],"technique":[50],"is":[51,82,102],"that":[52,134],"it":[53],"provides":[54],"an":[55,76],"accurate":[56],"efficient":[58],"way":[59],"to":[60,84],"handle":[61],"temporal":[62,87],"signal":[63],"correlations":[64,88],"during":[65],"average":[68],"by":[70],"using":[71],"lag-one":[72],"Markov":[73],"chains.":[74],"Besides,":[75],"ordered":[77],"binary":[78],"decision":[79],"diagrams-based":[80],"procedure":[81],"used":[83,103],"propagate":[85],"the":[86,90,94],"primary":[91],"inputs":[92],"throughout":[93],"network.":[95],"At":[96],"last,":[97],"low":[105,145],"has":[114,124],"been":[115,125],"evaluated":[116],"C":[118],"language":[119],"comparative":[122],"analysis":[123],"presented":[126],"many":[128],"benchmark":[129],"The":[131],"results":[132],"show":[133],"gives":[137],"very":[138],"good":[139],"accuracy":[140],"does":[142],"well":[143],"design":[147],"circuit.":[151]},"counts_by_year":[{"year":2024,"cited_by_count":1},{"year":2023,"cited_by_count":1},{"year":2022,"cited_by_count":1},{"year":2019,"cited_by_count":4},{"year":2018,"cited_by_count":4},{"year":2017,"cited_by_count":4},{"year":2015,"cited_by_count":2}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}