{"id":"https://openalex.org/W246644904","doi":"https://doi.org/10.1093/comjnl/bxn055","title":"Jari Nurmi * Processor Design - System-on-Chip Computing for ASICs and FPGAs. Springer (2007). ISBN: 978-1-4020-5529-4. 525 pp. Hardcover","display_name":"Jari Nurmi * Processor Design - System-on-Chip Computing for ASICs and FPGAs. Springer (2007). ISBN: 978-1-4020-5529-4. 525 pp. Hardcover","publication_year":2008,"publication_date":"2008-11-07","ids":{"openalex":"https://openalex.org/W246644904","doi":"https://doi.org/10.1093/comjnl/bxn055","mag":"246644904"},"language":"en","primary_location":{"id":"doi:10.1093/comjnl/bxn055","is_oa":false,"landing_page_url":"https://doi.org/10.1093/comjnl/bxn055","pdf_url":null,"source":{"id":"https://openalex.org/S44643521","display_name":"The Computer Journal","issn_l":"0010-4620","issn":["0010-4620","1460-2067"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310311648","host_organization_name":"Oxford University Press","host_organization_lineage":["https://openalex.org/P4310311648","https://openalex.org/P4310311647"],"host_organization_lineage_names":["Oxford University Press","University of Oxford"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"The Computer Journal","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5065225701","display_name":"Ricardo P. Jasinski","orcid":null},"institutions":[{"id":"https://openalex.org/I1283613182","display_name":"Universidade Tecnol\u00f3gica Federal do Paran\u00e1","ror":"https://ror.org/002v2kq79","country_code":"BR","type":"education","lineage":["https://openalex.org/I1283613182"]}],"countries":["BR"],"is_corresponding":true,"raw_author_name":"R. Jasinski","raw_affiliation_strings":["Federal University of Technology \u2013 PR, Brazil"],"affiliations":[{"raw_affiliation_string":"Federal University of Technology \u2013 PR, Brazil","institution_ids":["https://openalex.org/I1283613182"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":["https://openalex.org/A5065225701"],"corresponding_institution_ids":["https://openalex.org/I1283613182"],"apc_list":{"value":2635,"currency":"GBP","value_usd":3232},"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.01690558,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":"53","issue":"1","first_page":"127","last_page":"127"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.7455000281333923,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.7455000281333923,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.6478999853134155,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.6434999704360962,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.6949537992477417},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6219334006309509},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.5536903142929077},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.49825477600097656},{"id":"https://openalex.org/keywords/chip","display_name":"Chip","score":0.4616914987564087},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.3420161008834839},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.06820672750473022}],"concepts":[{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.6949537992477417},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6219334006309509},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.5536903142929077},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.49825477600097656},{"id":"https://openalex.org/C165005293","wikidata":"https://www.wikidata.org/wiki/Q1074500","display_name":"Chip","level":2,"score":0.4616914987564087},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.3420161008834839},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.06820672750473022}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1093/comjnl/bxn055","is_oa":false,"landing_page_url":"https://doi.org/10.1093/comjnl/bxn055","pdf_url":null,"source":{"id":"https://openalex.org/S44643521","display_name":"The Computer Journal","issn_l":"0010-4620","issn":["0010-4620","1460-2067"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310311648","host_organization_name":"Oxford University Press","host_organization_lineage":["https://openalex.org/P4310311648","https://openalex.org/P4310311647"],"host_organization_lineage_names":["Oxford University Press","University of Oxford"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"The Computer Journal","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Affordable and clean energy","score":0.4399999976158142,"id":"https://metadata.un.org/sdg/7"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":0,"referenced_works":[],"related_works":["https://openalex.org/W2111241003","https://openalex.org/W4200391368","https://openalex.org/W2355315220","https://openalex.org/W2096844293","https://openalex.org/W2363944576","https://openalex.org/W2351041855","https://openalex.org/W2570254841","https://openalex.org/W1967938402","https://openalex.org/W2386041993","https://openalex.org/W1608572506"],"abstract_inverted_index":{"Journal":[0],"Article":[1],"Jari":[2],"NurmiProcessor":[3],"Design":[4],"\u2013":[5,29],"System-on-Chip":[6],"Computing":[7],"for":[8,33],"ASICs":[9],"and":[10],"FPGAs.":[11],"Springer":[12],"(2007).":[13],"ISBN:":[14],"978-1-4020-5529-4.":[15],"525":[16],"pp.":[17],"Hardcover":[18],"Get":[19],"access":[20],"Ricardo":[21,23],"Jasinski":[22,24],"Federal":[25],"University":[26],"of":[27],"Technology":[28],"PR,":[30],"Brazil":[31],"Search":[32],"other":[34],"works":[35],"by":[36],"this":[37],"author":[38],"on:":[39],"Oxford":[40],"Academic":[41],"Google":[42],"Scholar":[43],"The":[44],"Computer":[45],"Journal,":[46],"Volume":[47],"53,":[48],"Issue":[49],"1,":[50],"January":[51],"2010,":[52],"Page":[53],"127,":[54],"https://doi.org/10.1093/comjnl/bxn055":[55],"Published:":[56],"07":[57],"November":[58],"2008":[59]},"counts_by_year":[],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}