{"id":"https://openalex.org/W2138030026","doi":"https://doi.org/10.1093/comjnl/bxh157","title":"Instruction Level Parallelism through Microthreading\u2014A Scalable Approach to Chip Multiprocessors","display_name":"Instruction Level Parallelism through Microthreading\u2014A Scalable Approach to Chip Multiprocessors","publication_year":2005,"publication_date":"2005-12-19","ids":{"openalex":"https://openalex.org/W2138030026","doi":"https://doi.org/10.1093/comjnl/bxh157","mag":"2138030026"},"language":"en","primary_location":{"id":"doi:10.1093/comjnl/bxh157","is_oa":false,"landing_page_url":"https://doi.org/10.1093/comjnl/bxh157","pdf_url":null,"source":{"id":"https://openalex.org/S44643521","display_name":"The Computer Journal","issn_l":"0010-4620","issn":["0010-4620","1460-2067"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310311648","host_organization_name":"Oxford University Press","host_organization_lineage":["https://openalex.org/P4310311648","https://openalex.org/P4310311647"],"host_organization_lineage_names":["Oxford University Press","University of Oxford"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"The Computer Journal","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5068879937","display_name":"K. Bousias","orcid":null},"institutions":[{"id":"https://openalex.org/I887064364","display_name":"University of Amsterdam","ror":"https://ror.org/04dkp9463","country_code":"NL","type":"education","lineage":["https://openalex.org/I887064364"]}],"countries":["NL"],"is_corresponding":true,"raw_author_name":"Kostas Bousias","raw_affiliation_strings":["Department of Computer Science, University of Amsterdam, NL"],"affiliations":[{"raw_affiliation_string":"Department of Computer Science, University of Amsterdam, NL","institution_ids":["https://openalex.org/I887064364"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5027852992","display_name":"Nabil Hasasneh","orcid":null},"institutions":[{"id":"https://openalex.org/I191240316","display_name":"University of Hull","ror":"https://ror.org/04nkhwh30","country_code":"GB","type":"education","lineage":["https://openalex.org/I191240316"]}],"countries":["GB"],"is_corresponding":false,"raw_author_name":"Nabil Hasasneh","raw_affiliation_strings":["Department of Electronic Engineering, University of Hull, UK"],"affiliations":[{"raw_affiliation_string":"Department of Electronic Engineering, University of Hull, UK","institution_ids":["https://openalex.org/I191240316"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5077847640","display_name":"Chris Jesshope","orcid":null},"institutions":[{"id":"https://openalex.org/I887064364","display_name":"University of Amsterdam","ror":"https://ror.org/04dkp9463","country_code":"NL","type":"education","lineage":["https://openalex.org/I887064364"]}],"countries":["NL"],"is_corresponding":false,"raw_author_name":"Chris Jesshope","raw_affiliation_strings":["Department of Computer Science, University of Amsterdam, NL"],"affiliations":[{"raw_affiliation_string":"Department of Computer Science, University of Amsterdam, NL","institution_ids":["https://openalex.org/I887064364"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5068879937"],"corresponding_institution_ids":["https://openalex.org/I887064364"],"apc_list":{"value":2635,"currency":"GBP","value_usd":3232},"apc_paid":null,"fwci":3.6943,"has_fulltext":false,"cited_by_count":31,"citation_normalized_percentile":{"value":0.93130793,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":89,"max":98},"biblio":{"volume":"49","issue":"2","first_page":"211","last_page":"233"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9988999962806702,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9987999796867371,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.9120225310325623},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.7250518798828125},{"id":"https://openalex.org/keywords/scalability","display_name":"Scalability","score":0.5988156199455261},{"id":"https://openalex.org/keywords/register-file","display_name":"Register file","score":0.5660993456840515},{"id":"https://openalex.org/keywords/operand","display_name":"Operand","score":0.5532957315444946},{"id":"https://openalex.org/keywords/instruction-level-parallelism","display_name":"Instruction-level parallelism","score":0.5314361453056335},{"id":"https://openalex.org/keywords/compiler","display_name":"Compiler","score":0.44660454988479614},{"id":"https://openalex.org/keywords/synchronization","display_name":"Synchronization (alternating current)","score":0.42870935797691345},{"id":"https://openalex.org/keywords/speedup","display_name":"Speedup","score":0.41748926043510437},{"id":"https://openalex.org/keywords/instruction-set","display_name":"Instruction set","score":0.3078904151916504},{"id":"https://openalex.org/keywords/parallelism","display_name":"Parallelism (grammar)","score":0.26704758405685425},{"id":"https://openalex.org/keywords/programming-language","display_name":"Programming language","score":0.18087419867515564},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.1710045039653778}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.9120225310325623},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.7250518798828125},{"id":"https://openalex.org/C48044578","wikidata":"https://www.wikidata.org/wiki/Q727490","display_name":"Scalability","level":2,"score":0.5988156199455261},{"id":"https://openalex.org/C117280010","wikidata":"https://www.wikidata.org/wiki/Q180944","display_name":"Register file","level":3,"score":0.5660993456840515},{"id":"https://openalex.org/C55526617","wikidata":"https://www.wikidata.org/wiki/Q719375","display_name":"Operand","level":2,"score":0.5532957315444946},{"id":"https://openalex.org/C140763907","wikidata":"https://www.wikidata.org/wiki/Q2714055","display_name":"Instruction-level parallelism","level":3,"score":0.5314361453056335},{"id":"https://openalex.org/C169590947","wikidata":"https://www.wikidata.org/wiki/Q47506","display_name":"Compiler","level":2,"score":0.44660454988479614},{"id":"https://openalex.org/C2778562939","wikidata":"https://www.wikidata.org/wiki/Q1298791","display_name":"Synchronization (alternating current)","level":3,"score":0.42870935797691345},{"id":"https://openalex.org/C68339613","wikidata":"https://www.wikidata.org/wiki/Q1549489","display_name":"Speedup","level":2,"score":0.41748926043510437},{"id":"https://openalex.org/C202491316","wikidata":"https://www.wikidata.org/wiki/Q272683","display_name":"Instruction set","level":2,"score":0.3078904151916504},{"id":"https://openalex.org/C2781172179","wikidata":"https://www.wikidata.org/wiki/Q853109","display_name":"Parallelism (grammar)","level":2,"score":0.26704758405685425},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.18087419867515564},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.1710045039653778},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.0},{"id":"https://openalex.org/C127162648","wikidata":"https://www.wikidata.org/wiki/Q16858953","display_name":"Channel (broadcasting)","level":2,"score":0.0}],"mesh":[],"locations_count":6,"locations":[{"id":"doi:10.1093/comjnl/bxh157","is_oa":false,"landing_page_url":"https://doi.org/10.1093/comjnl/bxh157","pdf_url":null,"source":{"id":"https://openalex.org/S44643521","display_name":"The Computer Journal","issn_l":"0010-4620","issn":["0010-4620","1460-2067"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310311648","host_organization_name":"Oxford University Press","host_organization_lineage":["https://openalex.org/P4310311648","https://openalex.org/P4310311647"],"host_organization_lineage_names":["Oxford University Press","University of Oxford"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"The Computer Journal","raw_type":"journal-article"},{"id":"pmh:oai:CiteSeerX.psu:10.1.1.107.4820","is_oa":false,"landing_page_url":"http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.107.4820","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"http://comjnl.oxfordjournals.org/cgi/reprint/49/2/211.pdf","raw_type":"text"},{"id":"pmh:oai:CiteSeerX.psu:10.1.1.132.3400","is_oa":false,"landing_page_url":"http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.132.3400","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"http://staff.science.uva.nl/~jesshope/Papers/BCS_paper.pdf","raw_type":"text"},{"id":"pmh:oai:dare.uva.nl:openaire_cris_publications/b9c829e2-367c-4333-a6f9-f48687cf2037","is_oa":false,"landing_page_url":"https://handle.uba.uva.nl/personal/pure/en/publications/instructionlevel-parallelism-through-microthreading-a-scalable-approach-to-chip-multiprocessors(b9c829e2-367c-4333-a6f9-f48687cf2037).html","pdf_url":null,"source":{"id":"https://openalex.org/S4306400088","display_name":"UvA-DARE (University of Amsterdam)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I887064364","host_organization_name":"University of Amsterdam","host_organization_lineage":["https://openalex.org/I887064364"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"Bousias, K, Hasansneh, N M & Jesshope, C R 2005, 'Instruction-level parallelism through microthreading- a scalable approach to chip multiprocessors', Computer Journal.","raw_type":"info:eu-repo/semantics/publishedVersion"},{"id":"pmh:oai:dare.uva.nl:publications/b9c829e2-367c-4333-a6f9-f48687cf2037","is_oa":false,"landing_page_url":"http://dare.uva.nl/personal/pure/en/publications/instructionlevel-parallelism-through-microthreading-a-scalable-approach-to-chip-multiprocessors(b9c829e2-367c-4333-a6f9-f48687cf2037).html","pdf_url":null,"source":{"id":"https://openalex.org/S4306400088","display_name":"UvA-DARE (University of Amsterdam)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I887064364","host_organization_name":"University of Amsterdam","host_organization_lineage":["https://openalex.org/I887064364"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"Bousias, K, Hasansneh, N M & Jesshope, C R 2005, 'Instruction-level parallelism through microthreading- a scalable approach to chip multiprocessors', Computer Journal.","raw_type":"info:eu-repo/semantics/publishedVersion"},{"id":"pmh:uvapub:oai:dare.uva.nl:publications/b9c829e2-367c-4333-a6f9-f48687cf2037","is_oa":false,"landing_page_url":"https://dare.uva.nl/personal/pure/en/publications/instructionlevel-parallelism-through-microthreading-a-scalable-approach-to-chip-multiprocessors(b9c829e2-367c-4333-a6f9-f48687cf2037).html","pdf_url":null,"source":{"id":"https://openalex.org/S4306401843","display_name":"Data Archiving and Networked Services (DANS)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I1322597698","host_organization_name":"Royal Netherlands Academy of Arts and Sciences","host_organization_lineage":["https://openalex.org/I1322597698"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"Computer Journal. Oxford University Press","raw_type":"info:eu-repo/semantics/article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":50,"referenced_works":["https://openalex.org/W146413762","https://openalex.org/W147803496","https://openalex.org/W1495727459","https://openalex.org/W1523613876","https://openalex.org/W1544736879","https://openalex.org/W1576962385","https://openalex.org/W1905079559","https://openalex.org/W1971851724","https://openalex.org/W2022740893","https://openalex.org/W2029171059","https://openalex.org/W2042008201","https://openalex.org/W2042635039","https://openalex.org/W2050952165","https://openalex.org/W2081040934","https://openalex.org/W2093396203","https://openalex.org/W2100504584","https://openalex.org/W2102081731","https://openalex.org/W2105121389","https://openalex.org/W2108392608","https://openalex.org/W2108507737","https://openalex.org/W2108616660","https://openalex.org/W2110263160","https://openalex.org/W2110989731","https://openalex.org/W2114421447","https://openalex.org/W2116555863","https://openalex.org/W2120230074","https://openalex.org/W2120518487","https://openalex.org/W2137860371","https://openalex.org/W2141173785","https://openalex.org/W2144177047","https://openalex.org/W2145022480","https://openalex.org/W2148051985","https://openalex.org/W2148339733","https://openalex.org/W2150399127","https://openalex.org/W2152385473","https://openalex.org/W2161864047","https://openalex.org/W2163262168","https://openalex.org/W2170653240","https://openalex.org/W2249344705","https://openalex.org/W2296006986","https://openalex.org/W2471106863","https://openalex.org/W2534012653","https://openalex.org/W2622728018","https://openalex.org/W2916411819","https://openalex.org/W3152376820","https://openalex.org/W4241874262","https://openalex.org/W4244495268","https://openalex.org/W4247799438","https://openalex.org/W4252694220","https://openalex.org/W4254893069"],"related_works":["https://openalex.org/W2105325426","https://openalex.org/W2245451942","https://openalex.org/W2088203538","https://openalex.org/W3137832335","https://openalex.org/W2116521658","https://openalex.org/W1580009706","https://openalex.org/W2100504584","https://openalex.org/W2763549657","https://openalex.org/W2123413169","https://openalex.org/W4246431097"],"abstract_inverted_index":{"Most":[0],"microprocessor":[1],"chips":[2],"today":[3],"use":[4],"an":[5],"out-of-order":[6],"instruction":[7,21,35,42,73,116,221],"execution":[8,103,144,153],"mechanism.":[9],"This":[10,46,126],"mechanism":[11,57],"allows":[12],"superscalar":[13],"processors":[14,206],"to":[15,40,51,89,93,98,195,198,204,207],"extract":[16],"reasonably":[17],"high":[18],"levels":[19],"of":[20,104,139,154,175,212],"level":[22],"parallelism":[23],"(ILP).":[24],"The":[25,148,173,210],"most":[26],"significant":[27],"problem":[28],"with":[29,85],"this":[30,100,113,213],"approach":[31],"is":[32,122,215],"a":[33,55,65,165,192],"large":[34,66],"window":[36],"and":[37,54,76,118,134,167,180,184,223],"the":[38,94,102,123,136,146,152,157],"logic":[39],"support":[41],"issue":[43,86,117,222],"from":[44],"it.":[45],"includes":[47],"generating":[48],"wake-up":[49],"signals":[50],"waiting":[52],"instructions":[53,105],"selection":[56],"for":[58],"issuing":[59],"them.":[60],"Wide-issue":[61],"width":[62,87],"also":[63],"requires":[64],"multi-ported":[67],"register":[68],"file,":[69],"so":[70],"that":[71],"each":[72],"can":[74,188],"read":[75],"write":[77],"its":[78],"operands":[79,201],"simultaneously.":[80],"Neither":[81],"structure":[82],"scales":[83],"well":[84],"leading":[88],"poor":[90],"performance":[91],"relative":[92],"gates":[95],"used.":[96],"Furthermore,":[97],"obtain":[99],"ILP,":[101],"must":[106],"proceed":[107],"speculatively.":[108],"An":[109],"alternative,":[110],"which":[111,161],"avoids":[112],"complexity":[114],"in":[115,164,200],"eliminates":[119],"speculative":[120],"execution,":[121],"microthreaded":[124],"model.":[125],"model":[127,214],"fragments":[128,137,155,174],"sequential":[129],"code":[130,176],"at":[131],"compile":[132],"time":[133],"executes":[135],"out":[138],"order":[140],"while":[141],"maintaining":[142],"in-order":[143],"within":[145],"fragments.":[147],"only":[149],"constraints":[150],"on":[151,191],"are":[156,162,177],"dependencies":[158],"between":[159],"them,":[160],"managed":[163],"distributed":[166,203,220],"scalable":[168],"manner":[169],"using":[170],"synchronizing":[171],"registers.":[172],"called":[178],"microthreads":[179],"they":[181],"capture":[182],"ILP":[183],"loop":[185],"concurrency.":[186],"Fragments":[187],"be":[189],"interleaved":[190],"single":[193],"processor":[194],"give":[196],"tolerance":[197],"latency":[199],"or":[202],"many":[205],"achieve":[208],"speedup.":[209],"implementation":[211],"fully":[216],"scalable.":[217],"It":[218],"supports":[219]},"counts_by_year":[{"year":2020,"cited_by_count":1},{"year":2018,"cited_by_count":1},{"year":2014,"cited_by_count":4},{"year":2013,"cited_by_count":3},{"year":2012,"cited_by_count":2}],"updated_date":"2026-04-05T17:49:38.594831","created_date":"2025-10-10T00:00:00"}