{"id":"https://openalex.org/W1975145252","doi":"https://doi.org/10.1080/10798587.2009.10643016","title":"Design of a Testchip for Low Cost IC Testing","display_name":"Design of a Testchip for Low Cost IC Testing","publication_year":2009,"publication_date":"2009-01-01","ids":{"openalex":"https://openalex.org/W1975145252","doi":"https://doi.org/10.1080/10798587.2009.10643016","mag":"1975145252"},"language":"en","primary_location":{"id":"doi:10.1080/10798587.2009.10643016","is_oa":false,"landing_page_url":"https://doi.org/10.1080/10798587.2009.10643016","pdf_url":null,"source":{"id":"https://openalex.org/S40639465","display_name":"Intelligent Automation & Soft Computing","issn_l":"1079-8587","issn":["1079-8587","2326-005X"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310320547","host_organization_name":"Taylor & Francis","host_organization_lineage":["https://openalex.org/P4310320547","https://openalex.org/P4310320449"],"host_organization_lineage_names":["Taylor & Francis","Informa"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Intelligent Automation & Soft Computing","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5111539690","display_name":"Liakot Ali","orcid":null},"institutions":[{"id":"https://openalex.org/I130343225","display_name":"Universiti Putra Malaysia","ror":"https://ror.org/02e91jd64","country_code":"MY","type":"education","lineage":["https://openalex.org/I130343225"]}],"countries":["MY"],"is_corresponding":false,"raw_author_name":"Liakot Ali","raw_affiliation_strings":["Dept. of Electrical and Electronic Engineering , Universiti Putra Malaysia , Serdang, Selangor , 43400 , Malaysia"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Dept. of Electrical and Electronic Engineering , Universiti Putra Malaysia , Serdang, Selangor , 43400 , Malaysia","institution_ids":["https://openalex.org/I130343225"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5055629632","display_name":"Roslina Mohd Sidek","orcid":"https://orcid.org/0000-0002-4810-1148"},"institutions":[{"id":"https://openalex.org/I130343225","display_name":"Universiti Putra Malaysia","ror":"https://ror.org/02e91jd64","country_code":"MY","type":"education","lineage":["https://openalex.org/I130343225"]}],"countries":["MY"],"is_corresponding":false,"raw_author_name":"Roslina Sidek","raw_affiliation_strings":["Dept. of Electrical and Electronic Engineering , Universiti Putra Malaysia , Serdang, Selangor , 43400 , Malaysia"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Dept. of Electrical and Electronic Engineering , Universiti Putra Malaysia , Serdang, Selangor , 43400 , Malaysia","institution_ids":["https://openalex.org/I130343225"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5048757813","display_name":"Ishak Aris","orcid":"https://orcid.org/0000-0003-0864-8656"},"institutions":[{"id":"https://openalex.org/I130343225","display_name":"Universiti Putra Malaysia","ror":"https://ror.org/02e91jd64","country_code":"MY","type":"education","lineage":["https://openalex.org/I130343225"]}],"countries":["MY"],"is_corresponding":false,"raw_author_name":"Ishak Aris","raw_affiliation_strings":["Dept. of Electrical and Electronic Engineering , Universiti Putra Malaysia , Serdang, Selangor , 43400 , Malaysia"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Dept. of Electrical and Electronic Engineering , Universiti Putra Malaysia , Serdang, Selangor , 43400 , Malaysia","institution_ids":["https://openalex.org/I130343225"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5103718998","display_name":"Mohd Alauddin Mohd Ali","orcid":"https://orcid.org/0000-0001-6423-2562"},"institutions":[{"id":"https://openalex.org/I885383172","display_name":"National University of Malaysia","ror":"https://ror.org/00bw8d226","country_code":"MY","type":"education","lineage":["https://openalex.org/I885383172"]}],"countries":["MY"],"is_corresponding":false,"raw_author_name":"Mohd Alauddin Mohd Ali","raw_affiliation_strings":["[Department of Electrical, Electronic, and Systems Engineering, Universiti Kebangsaan Malaysia, Selangor, Malaysia]"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"[Department of Electrical, Electronic, and Systems Engineering, Universiti Kebangsaan Malaysia, Selangor, Malaysia]","institution_ids":["https://openalex.org/I885383172"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":3,"citation_normalized_percentile":{"value":0.09978541,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":94},"biblio":{"volume":"15","issue":"1","first_page":"63","last_page":"72"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T14117","display_name":"Integrated Circuits and Semiconductor Failure Analysis","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11005","display_name":"Radiation Effects in Electronics","score":0.9937000274658203,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8172438144683838},{"id":"https://openalex.org/keywords/benchmark","display_name":"Benchmark (surveying)","score":0.7659785747528076},{"id":"https://openalex.org/keywords/combinational-logic","display_name":"Combinational logic","score":0.6106359958648682},{"id":"https://openalex.org/keywords/reliability-engineering","display_name":"Reliability engineering","score":0.6062031984329224},{"id":"https://openalex.org/keywords/design-for-testing","display_name":"Design for testing","score":0.5856228470802307},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.574347198009491},{"id":"https://openalex.org/keywords/computer-engineering","display_name":"Computer engineering","score":0.5550153255462646},{"id":"https://openalex.org/keywords/integration-testing","display_name":"Integration testing","score":0.5342077016830444},{"id":"https://openalex.org/keywords/automatic-test-pattern-generation","display_name":"Automatic test pattern generation","score":0.509722888469696},{"id":"https://openalex.org/keywords/fault-coverage","display_name":"Fault coverage","score":0.5039541125297546},{"id":"https://openalex.org/keywords/integrated-circuit","display_name":"Integrated circuit","score":0.49468180537223816},{"id":"https://openalex.org/keywords/path","display_name":"Path (computing)","score":0.46640127897262573},{"id":"https://openalex.org/keywords/fault","display_name":"Fault (geology)","score":0.44942545890808105},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.3882317841053009},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.18427830934524536},{"id":"https://openalex.org/keywords/testability","display_name":"Testability","score":0.10248687863349915},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.07392281293869019}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8172438144683838},{"id":"https://openalex.org/C185798385","wikidata":"https://www.wikidata.org/wiki/Q1161707","display_name":"Benchmark (surveying)","level":2,"score":0.7659785747528076},{"id":"https://openalex.org/C81409106","wikidata":"https://www.wikidata.org/wiki/Q76505","display_name":"Combinational logic","level":3,"score":0.6106359958648682},{"id":"https://openalex.org/C200601418","wikidata":"https://www.wikidata.org/wiki/Q2193887","display_name":"Reliability engineering","level":1,"score":0.6062031984329224},{"id":"https://openalex.org/C190874656","wikidata":"https://www.wikidata.org/wiki/Q5264347","display_name":"Design for testing","level":3,"score":0.5856228470802307},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.574347198009491},{"id":"https://openalex.org/C113775141","wikidata":"https://www.wikidata.org/wiki/Q428691","display_name":"Computer engineering","level":1,"score":0.5550153255462646},{"id":"https://openalex.org/C107683887","wikidata":"https://www.wikidata.org/wiki/Q782466","display_name":"Integration testing","level":3,"score":0.5342077016830444},{"id":"https://openalex.org/C17626397","wikidata":"https://www.wikidata.org/wiki/Q837455","display_name":"Automatic test pattern generation","level":3,"score":0.509722888469696},{"id":"https://openalex.org/C126953365","wikidata":"https://www.wikidata.org/wiki/Q5438152","display_name":"Fault coverage","level":3,"score":0.5039541125297546},{"id":"https://openalex.org/C530198007","wikidata":"https://www.wikidata.org/wiki/Q80831","display_name":"Integrated circuit","level":2,"score":0.49468180537223816},{"id":"https://openalex.org/C2777735758","wikidata":"https://www.wikidata.org/wiki/Q817765","display_name":"Path (computing)","level":2,"score":0.46640127897262573},{"id":"https://openalex.org/C175551986","wikidata":"https://www.wikidata.org/wiki/Q47089","display_name":"Fault (geology)","level":2,"score":0.44942545890808105},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.3882317841053009},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.18427830934524536},{"id":"https://openalex.org/C51234621","wikidata":"https://www.wikidata.org/wiki/Q2149495","display_name":"Testability","level":2,"score":0.10248687863349915},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.07392281293869019},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0},{"id":"https://openalex.org/C205649164","wikidata":"https://www.wikidata.org/wiki/Q1071","display_name":"Geography","level":0,"score":0.0},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.0},{"id":"https://openalex.org/C127313418","wikidata":"https://www.wikidata.org/wiki/Q1069","display_name":"Geology","level":0,"score":0.0},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0},{"id":"https://openalex.org/C13280743","wikidata":"https://www.wikidata.org/wiki/Q131089","display_name":"Geodesy","level":1,"score":0.0},{"id":"https://openalex.org/C2777904410","wikidata":"https://www.wikidata.org/wiki/Q7397","display_name":"Software","level":2,"score":0.0},{"id":"https://openalex.org/C165205528","wikidata":"https://www.wikidata.org/wiki/Q83371","display_name":"Seismology","level":1,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1080/10798587.2009.10643016","is_oa":false,"landing_page_url":"https://doi.org/10.1080/10798587.2009.10643016","pdf_url":null,"source":{"id":"https://openalex.org/S40639465","display_name":"Intelligent Automation & Soft Computing","issn_l":"1079-8587","issn":["1079-8587","2326-005X"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310320547","host_organization_name":"Taylor & Francis","host_organization_lineage":["https://openalex.org/P4310320547","https://openalex.org/P4310320449"],"host_organization_lineage_names":["Taylor & Francis","Informa"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Intelligent Automation & Soft Computing","raw_type":"journal-article"},{"id":"pmh:oai:psasir.upm.edu.my:17691","is_oa":false,"landing_page_url":"http://psasir.upm.edu.my/id/eprint/17691/1/Design%20of%20a%20testchip%20for%20low%20cost%20IC%20testing.pdf","pdf_url":"http://psasir.upm.edu.my/id/eprint/17691/1/Design%20of%20a%20testchip%20for%20low%20cost%20IC%20testing.pdf","source":{"id":"https://openalex.org/S4377196260","display_name":"Universiti Putra Malaysia Institutional Repository (Universiti Putra Malaysia)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I130343225","host_organization_name":"Universiti Putra Malaysia","host_organization_lineage":["https://openalex.org/I130343225"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"acceptedVersion","is_accepted":true,"is_published":false,"raw_source_name":null,"raw_type":"Article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":20,"referenced_works":["https://openalex.org/W1515082873","https://openalex.org/W1554885925","https://openalex.org/W1570540881","https://openalex.org/W1581405316","https://openalex.org/W1933123912","https://openalex.org/W1969070758","https://openalex.org/W2007312722","https://openalex.org/W2028757088","https://openalex.org/W2078451375","https://openalex.org/W2096667381","https://openalex.org/W2104563825","https://openalex.org/W2108336597","https://openalex.org/W2137045371","https://openalex.org/W2138530143","https://openalex.org/W2144033909","https://openalex.org/W2154649496","https://openalex.org/W3099826813","https://openalex.org/W6630484773","https://openalex.org/W6681008240","https://openalex.org/W6785475323"],"related_works":["https://openalex.org/W2117563988","https://openalex.org/W2091833418","https://openalex.org/W2120257283","https://openalex.org/W2913077774","https://openalex.org/W2021253405","https://openalex.org/W4256030018","https://openalex.org/W2145089576","https://openalex.org/W2132684947","https://openalex.org/W2543176856","https://openalex.org/W1493811107"],"abstract_inverted_index":{"With":[0],"the":[1,5,10,32,55,63,75,79],"continuous":[2],"increase":[3],"of":[4,12,34,59,62,70,91,98],"integration":[6],"densities":[7],"and":[8,21],"complexities,":[9],"problem":[11],"testing":[13,99],"integrated":[14],"circuits":[15,52,101,106],"has":[16],"become":[17],"much":[18,67],"more":[19],"acute":[20],"needs":[22],"an":[23],"economic":[24],"solution":[25],"with":[26,107],"reliable":[27],"performance.":[28],"This":[29],"paper":[30],"presents":[31],"design":[33],"a":[35,38,66],"TESTCHIP":[36,56,95],"implementing":[37],"multiple":[39,41],"polynomial,":[40],"seed":[42],"based":[43],"mixed-mode":[44],"test":[45,71],"technique.":[46],"Fault":[47],"simulation":[48],"experiments":[49],"on":[50],"benchmark":[51],"show":[53],"that":[54,90],"is":[57,96],"capable":[58,97],"detecting":[60],"100%":[61],"faults":[64],"using":[65],"lower":[68,85],"number":[69],"vectors":[72],"than":[73,89],"in":[74],"approaches":[76],"attempted":[77],"by":[78],"other":[80],"researchers.":[81],"It":[82],"also":[83],"offers":[84],"data":[86],"storage":[87],"requirements":[88],"conventional":[92],"ATE.":[93],"The":[94],"combinational":[100],"as":[102,104],"well":[103],"sequential":[105],"scan-path":[108],"facilities.":[109]},"counts_by_year":[{"year":2022,"cited_by_count":1},{"year":2021,"cited_by_count":1},{"year":2017,"cited_by_count":1}],"updated_date":"2026-08-15T07:11:24.734988","created_date":"2025-10-10T00:00:00"}