{"id":"https://openalex.org/W1982105929","doi":"https://doi.org/10.1080/10655140290009837","title":"Term Trees in Application to an Effective and Efficient ATPG for AND\u2013EXOR and AND\u2013OR Circuits","display_name":"Term Trees in Application to an Effective and Efficient ATPG for AND\u2013EXOR and AND\u2013OR Circuits","publication_year":2000,"publication_date":"2000-10-04","ids":{"openalex":"https://openalex.org/W1982105929","doi":"https://doi.org/10.1080/10655140290009837","mag":"1982105929"},"language":"en","primary_location":{"id":"doi:10.1080/10655140290009837","is_oa":true,"landing_page_url":"https://doi.org/10.1080/10655140290009837","pdf_url":"https://downloads.hindawi.com/archive/2002/918214.pdf","source":{"id":"https://openalex.org/S81291924","display_name":"VLSI design","issn_l":"1026-7123","issn":["1026-7123","1065-514X","1563-5171"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319869","host_organization_name":"Hindawi Publishing Corporation","host_organization_lineage":["https://openalex.org/P4310319869"],"host_organization_lineage_names":["Hindawi Publishing Corporation"],"type":"journal"},"license":"cc-by","license_id":"https://openalex.org/licenses/cc-by","version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"VLSI Design","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":true,"oa_status":"hybrid","oa_url":"https://downloads.hindawi.com/archive/2002/918214.pdf","any_repository_has_fulltext":true},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5109220541","display_name":"L. J\u00f3\u017awiak","orcid":null},"institutions":[{"id":"https://openalex.org/I83019370","display_name":"Eindhoven University of Technology","ror":"https://ror.org/02c2kyt77","country_code":"NL","type":"education","lineage":["https://openalex.org/I83019370"]}],"countries":["NL"],"is_corresponding":false,"raw_author_name":"Lech J\u00f3\u017awiak","raw_affiliation_strings":["Faculty of Electrical Engineering, Eindhoven University of Technology, P.O. Box 513 EH 10.25"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Faculty of Electrical Engineering, Eindhoven University of Technology, P.O. Box 513 EH 10.25","institution_ids":["https://openalex.org/I83019370"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5109954323","display_name":"A. \u015alusarczyk","orcid":null},"institutions":[{"id":"https://openalex.org/I83019370","display_name":"Eindhoven University of Technology","ror":"https://ror.org/02c2kyt77","country_code":"NL","type":"education","lineage":["https://openalex.org/I83019370"]}],"countries":["NL"],"is_corresponding":true,"raw_author_name":"Aleksander \u015alusarczyk","raw_affiliation_strings":["Faculty of Electrical Engineering, Eindhoven University of Technology, P.O. Box 513 EH 10.25"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Faculty of Electrical Engineering, Eindhoven University of Technology, P.O. Box 513 EH 10.25","institution_ids":["https://openalex.org/I83019370"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5048693034","display_name":"Marek Perkowski","orcid":"https://orcid.org/0000-0002-0358-1176"},"institutions":[{"id":"https://openalex.org/I126345244","display_name":"Portland State University","ror":"https://ror.org/00yn2fy02","country_code":"US","type":"education","lineage":["https://openalex.org/I126345244"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Marek Perkowski","raw_affiliation_strings":["Department of Electrical and Computer Engineering, Portland State University"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, Portland State University","institution_ids":["https://openalex.org/I126345244"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":2,"corresponding_author_ids":["https://openalex.org/A5109954323"],"corresponding_institution_ids":["https://openalex.org/I83019370"],"apc_list":null,"apc_paid":null,"fwci":0.2999,"has_fulltext":true,"cited_by_count":6,"citation_normalized_percentile":{"value":0.6181694,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":94},"biblio":{"volume":"14","issue":"1","first_page":"107","last_page":"122"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/representation","display_name":"Representation (politics)","score":0.7067467570304871},{"id":"https://openalex.org/keywords/term","display_name":"Term (time)","score":0.6859863996505737},{"id":"https://openalex.org/keywords/automatic-test-pattern-generation","display_name":"Automatic test pattern generation","score":0.6485233306884766},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5747320652008057},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.5673800110816956},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.5292937755584717},{"id":"https://openalex.org/keywords/data-structure","display_name":"Data structure","score":0.51148521900177},{"id":"https://openalex.org/keywords/tree","display_name":"Tree (set theory)","score":0.4447416365146637},{"id":"https://openalex.org/keywords/theoretical-computer-science","display_name":"Theoretical computer science","score":0.33021801710128784},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.256635457277298},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.10030630230903625},{"id":"https://openalex.org/keywords/programming-language","display_name":"Programming language","score":0.07344803214073181}],"concepts":[{"id":"https://openalex.org/C2776359362","wikidata":"https://www.wikidata.org/wiki/Q2145286","display_name":"Representation (politics)","level":3,"score":0.7067467570304871},{"id":"https://openalex.org/C61797465","wikidata":"https://www.wikidata.org/wiki/Q1188986","display_name":"Term (time)","level":2,"score":0.6859863996505737},{"id":"https://openalex.org/C17626397","wikidata":"https://www.wikidata.org/wiki/Q837455","display_name":"Automatic test pattern generation","level":3,"score":0.6485233306884766},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5747320652008057},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.5673800110816956},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.5292937755584717},{"id":"https://openalex.org/C162319229","wikidata":"https://www.wikidata.org/wiki/Q175263","display_name":"Data structure","level":2,"score":0.51148521900177},{"id":"https://openalex.org/C113174947","wikidata":"https://www.wikidata.org/wiki/Q2859736","display_name":"Tree (set theory)","level":2,"score":0.4447416365146637},{"id":"https://openalex.org/C80444323","wikidata":"https://www.wikidata.org/wiki/Q2878974","display_name":"Theoretical computer science","level":1,"score":0.33021801710128784},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.256635457277298},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.10030630230903625},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.07344803214073181},{"id":"https://openalex.org/C17744445","wikidata":"https://www.wikidata.org/wiki/Q36442","display_name":"Political science","level":0,"score":0.0},{"id":"https://openalex.org/C94625758","wikidata":"https://www.wikidata.org/wiki/Q7163","display_name":"Politics","level":2,"score":0.0},{"id":"https://openalex.org/C134306372","wikidata":"https://www.wikidata.org/wiki/Q7754","display_name":"Mathematical analysis","level":1,"score":0.0},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.0},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.0},{"id":"https://openalex.org/C199539241","wikidata":"https://www.wikidata.org/wiki/Q7748","display_name":"Law","level":1,"score":0.0},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0}],"mesh":[],"locations_count":7,"locations":[{"id":"doi:10.1080/10655140290009837","is_oa":true,"landing_page_url":"https://doi.org/10.1080/10655140290009837","pdf_url":"https://downloads.hindawi.com/archive/2002/918214.pdf","source":{"id":"https://openalex.org/S81291924","display_name":"VLSI design","issn_l":"1026-7123","issn":["1026-7123","1065-514X","1563-5171"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319869","host_organization_name":"Hindawi Publishing Corporation","host_organization_lineage":["https://openalex.org/P4310319869"],"host_organization_lineage_names":["Hindawi Publishing Corporation"],"type":"journal"},"license":"cc-by","license_id":"https://openalex.org/licenses/cc-by","version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"VLSI Design","raw_type":"journal-article"},{"id":"pmh:oai:pure.tue.nl:openaire/c8039487-e93b-4136-8597-1a6d3d7123f0","is_oa":true,"landing_page_url":"https://research.tue.nl/en/publications/c8039487-e93b-4136-8597-1a6d3d7123f0","pdf_url":null,"source":{"id":"https://openalex.org/S4406922641","display_name":"TU/e Research Portal","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"repository"},"license":"other-oa","license_id":"https://openalex.org/licenses/other-oa","version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Jozwiak, L, Slusarczyk, A S & Perkowski, M A 2002, 'Term trees in application to an effective and efficient ATPG for AND-EXOR and AND-OR circuits.', VLSI Design, vol. 14, no. 1, pp. 107-122. https://doi.org/10.1080/10655140290009837","raw_type":"info:eu-repo/semantics/article"},{"id":"pmh:oai:pdxscholar.library.pdx.edu:ece_fac-1220","is_oa":true,"landing_page_url":"https://pdxscholar.library.pdx.edu/ece_fac/221","pdf_url":null,"source":{"id":"https://openalex.org/S4377196300","display_name":"PDXScholar  (Portland State University)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I126345244","host_organization_name":"Portland State University","host_organization_lineage":["https://openalex.org/I126345244"],"host_organization_lineage_names":[],"type":"repository"},"license":"cc-by","license_id":"https://openalex.org/licenses/cc-by","version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"Electrical and Computer Engineering Faculty Publications and Presentations","raw_type":"text"},{"id":"pmh:644927","is_oa":false,"landing_page_url":"http://library.tue.nl/csp/dare/LinkToRepository.csp?recordnumber=644927","pdf_url":null,"source":{"id":"https://openalex.org/S4406923046","display_name":"TU/e Research Portal (Eindhoven University of Technology)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"ISSN:1065-514X","raw_type":"Article / Letter to the editor"},{"id":"pmh:oai:CiteSeerX.psu:10.1.1.1005.9192","is_oa":false,"landing_page_url":"http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.1005.9192","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"http://alexandria.tue.nl/openaccess/Metis152858.pdf","raw_type":"text"},{"id":"pmh:oai:library.tue.nl:644927","is_oa":false,"landing_page_url":"http://repository.tue.nl/644927","pdf_url":null,"source":{"id":"https://openalex.org/S4406923046","display_name":"TU/e Research Portal (Eindhoven University of Technology)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"ISSN:1065-514X","raw_type":"Article / Letter to the editor"},{"id":"pmh:tue:oai:pure.tue.nl:publications/c8039487-e93b-4136-8597-1a6d3d7123f0","is_oa":true,"landing_page_url":"https://research.tue.nl/nl/publications/c8039487-e93b-4136-8597-1a6d3d7123f0","pdf_url":null,"source":{"id":"https://openalex.org/S4306401843","display_name":"Data Archiving and Networked Services (DANS)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I1322597698","host_organization_name":"Royal Netherlands Academy of Arts and Sciences","host_organization_lineage":["https://openalex.org/I1322597698"],"host_organization_lineage_names":[],"type":"repository"},"license":"other-oa","license_id":"https://openalex.org/licenses/other-oa","version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"VLSI Design, 14(1), 107 - 122. Hindawi Publishing Corporation","raw_type":"info:eu-repo/semantics/article"}],"best_oa_location":{"id":"doi:10.1080/10655140290009837","is_oa":true,"landing_page_url":"https://doi.org/10.1080/10655140290009837","pdf_url":"https://downloads.hindawi.com/archive/2002/918214.pdf","source":{"id":"https://openalex.org/S81291924","display_name":"VLSI design","issn_l":"1026-7123","issn":["1026-7123","1065-514X","1563-5171"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319869","host_organization_name":"Hindawi Publishing Corporation","host_organization_lineage":["https://openalex.org/P4310319869"],"host_organization_lineage_names":["Hindawi Publishing Corporation"],"type":"journal"},"license":"cc-by","license_id":"https://openalex.org/licenses/cc-by","version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"VLSI Design","raw_type":"journal-article"},"sustainable_development_goals":[{"score":0.6000000238418579,"id":"https://metadata.un.org/sdg/16","display_name":"Peace, Justice and strong institutions"}],"awards":[],"funders":[],"has_content":{"pdf":true,"grobid_xml":true},"content_urls":{"pdf":"https://content.openalex.org/works/W1982105929.pdf","grobid_xml":"https://content.openalex.org/works/W1982105929.grobid-xml"},"referenced_works_count":30,"referenced_works":["https://openalex.org/W67803044","https://openalex.org/W1494035541","https://openalex.org/W1511688816","https://openalex.org/W1604160780","https://openalex.org/W1922159141","https://openalex.org/W1991471873","https://openalex.org/W1994143452","https://openalex.org/W2098878195","https://openalex.org/W2102830317","https://openalex.org/W2105761964","https://openalex.org/W2105887023","https://openalex.org/W2108073943","https://openalex.org/W2112372316","https://openalex.org/W2125029377","https://openalex.org/W2129183345","https://openalex.org/W2132744626","https://openalex.org/W2134578911","https://openalex.org/W2140979446","https://openalex.org/W2148190359","https://openalex.org/W2154934646","https://openalex.org/W2160645305","https://openalex.org/W2498309779","https://openalex.org/W2506514621","https://openalex.org/W2537486729","https://openalex.org/W2582375773","https://openalex.org/W4232454807","https://openalex.org/W4243562719","https://openalex.org/W4299835756","https://openalex.org/W6680902648","https://openalex.org/W6681925993"],"related_works":["https://openalex.org/W4254560580","https://openalex.org/W2127167802","https://openalex.org/W2156691306","https://openalex.org/W2131559056","https://openalex.org/W2080984854","https://openalex.org/W2323083271","https://openalex.org/W2109192674","https://openalex.org/W1600330381","https://openalex.org/W2009690023","https://openalex.org/W3174838144"],"abstract_inverted_index":{"A":[0],"compact":[1,127,148],"data":[2,42,149],"representation,":[3],"in":[4,117,121],"which":[5],"the":[6,24,81,162],"typically":[7],"required":[8],"operations":[9],"are":[10,23,62,69,145],"performed":[11],"rapidly,":[12],"and":[13,15,53,77,92,95,102,120,129,164],"effective":[14,52,94],"efficient":[16,54,96,130],"algorithms":[17,160],"that":[18,68,142],"work":[19],"on":[20],"these":[21],"representations":[22],"essential":[25],"elements":[26],"of":[27,34,75,132],"a":[28,40,83,147,156],"successful":[29],"CAD":[30],"tool.":[31],"The":[32,107,137],"objective":[33],"this":[35],"paper":[36],"is":[37,90,105,135],"to":[38,46,66],"present":[39],"new":[41],"representation\u2014term":[43],"trees":[44,61,109,144],"(TTs)\u2014and":[45],"discuss":[47],"its":[48],"application":[49],"for":[50,72,86,98,100,113,159],"an":[51,93],"structural":[55],"automatic":[56],"test\u2010pattern":[57],"generation":[58],"(ATPG).":[59],"Term":[60],"decision":[63],"diagrams":[64],"similar":[65],"BDDs":[67],"particularly":[70],"suitable":[71],"structure":[73],"representation":[74,128,150],"AND\u2013OR":[76,103],"AND\u2013EXOR":[78,101],"circuits.":[79],"In":[80],"paper,":[82],"flexible":[84],"algorithm":[85,97],"minimum":[87],"term\u2010tree":[88],"construction":[89],"discussed":[91],"ATPG":[99],"circuits":[104],"proposed.":[106],"term":[108,133,143,166],"can":[110],"be":[111],"used":[112],"many":[114],"other":[115,122],"purposes":[116,125],"logic":[118],"design":[119],"areas\u2014for":[123],"all":[124],"where":[126],"manipulation":[131],"sets":[134],"important.":[136],"presented":[138],"experimental":[139],"results":[140],"show":[141],"indeed":[146],"allowing":[151],"fast":[152],"manipulations.":[153],"They":[154],"form":[155],"good":[157],"base":[158],"considering":[161],"function\u2032s":[163],"circuit\u2032s":[165],"structures.":[167]},"counts_by_year":[{"year":2012,"cited_by_count":1}],"updated_date":"2026-05-21T06:26:12.895304","created_date":"2025-10-10T00:00:00"}