{"id":"https://openalex.org/W2036865263","doi":"https://doi.org/10.1080/1065514021000054736","title":"High\u2010performance Multiplexer\u2010based Logic Synthesis Using Pass\u2010transistor Logic","display_name":"High\u2010performance Multiplexer\u2010based Logic Synthesis Using Pass\u2010transistor Logic","publication_year":2001,"publication_date":"2001-03-02","ids":{"openalex":"https://openalex.org/W2036865263","doi":"https://doi.org/10.1080/1065514021000054736","mag":"2036865263"},"language":"en","primary_location":{"id":"doi:10.1080/1065514021000054736","is_oa":true,"landing_page_url":"https://doi.org/10.1080/1065514021000054736","pdf_url":"https://downloads.hindawi.com/archive/2002/471390.pdf","source":{"id":"https://openalex.org/S81291924","display_name":"VLSI design","issn_l":"1026-7123","issn":["1026-7123","1065-514X","1563-5171"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319869","host_organization_name":"Hindawi Publishing Corporation","host_organization_lineage":["https://openalex.org/P4310319869"],"host_organization_lineage_names":["Hindawi Publishing Corporation"],"type":"journal"},"license":"cc-by","license_id":"https://openalex.org/licenses/cc-by","version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"VLSI Design","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":true,"oa_status":"hybrid","oa_url":"https://downloads.hindawi.com/archive/2002/471390.pdf","any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5088586836","display_name":"Shen\u2010Fu Hsiao","orcid":"https://orcid.org/0000-0002-4627-570X"},"institutions":[{"id":"https://openalex.org/I142974352","display_name":"National Sun Yat-sen University","ror":"https://ror.org/00mjawt10","country_code":"TW","type":"education","lineage":["https://openalex.org/I142974352"]}],"countries":["TW"],"is_corresponding":true,"raw_author_name":"Shen-Fu Hsiao","raw_affiliation_strings":["Department of Computer Science and Engineering, National Sun Yat-Sen University"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Computer Science and Engineering, National Sun Yat-Sen University","institution_ids":["https://openalex.org/I142974352"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5076393740","display_name":"Jia-Siang Yeh","orcid":null},"institutions":[{"id":"https://openalex.org/I142974352","display_name":"National Sun Yat-sen University","ror":"https://ror.org/00mjawt10","country_code":"TW","type":"education","lineage":["https://openalex.org/I142974352"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Jia-Siang Yeh","raw_affiliation_strings":["Department of Computer Science and Engineering, National Sun Yat-Sen University"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Computer Science and Engineering, National Sun Yat-Sen University","institution_ids":["https://openalex.org/I142974352"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5056188657","display_name":"Da-Yen Chen","orcid":null},"institutions":[{"id":"https://openalex.org/I142974352","display_name":"National Sun Yat-sen University","ror":"https://ror.org/00mjawt10","country_code":"TW","type":"education","lineage":["https://openalex.org/I142974352"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Da-Yen Chen","raw_affiliation_strings":["Department of Computer Science and Engineering, National Sun Yat-Sen University"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Computer Science and Engineering, National Sun Yat-Sen University","institution_ids":["https://openalex.org/I142974352"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":["https://openalex.org/A5088586836"],"corresponding_institution_ids":["https://openalex.org/I142974352"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":true,"cited_by_count":16,"citation_normalized_percentile":{"value":0.10204149,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":96},"biblio":{"volume":"15","issue":"1","first_page":"417","last_page":"426"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":0.9976999759674072,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9975000023841858,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/multiplexer","display_name":"Multiplexer","score":0.8576099872589111},{"id":"https://openalex.org/keywords/netlist","display_name":"Netlist","score":0.7692813873291016},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6119881272315979},{"id":"https://openalex.org/keywords/boolean-function","display_name":"Boolean function","score":0.5670904517173767},{"id":"https://openalex.org/keywords/pass-transistor-logic","display_name":"Pass transistor logic","score":0.5437986850738525},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.4932693839073181},{"id":"https://openalex.org/keywords/transistor","display_name":"Transistor","score":0.47703713178634644},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.4692269265651703},{"id":"https://openalex.org/keywords/logic-synthesis","display_name":"Logic synthesis","score":0.43599745631217957},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.41665688157081604},{"id":"https://openalex.org/keywords/logic-family","display_name":"Logic family","score":0.41621536016464233},{"id":"https://openalex.org/keywords/binary-decision-diagram","display_name":"Binary decision diagram","score":0.4128463864326477},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.32240450382232666},{"id":"https://openalex.org/keywords/multiplexing","display_name":"Multiplexing","score":0.3173905313014984},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.28342777490615845},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.2514413893222809},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.23135638236999512},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.22096216678619385}],"concepts":[{"id":"https://openalex.org/C70970002","wikidata":"https://www.wikidata.org/wiki/Q189434","display_name":"Multiplexer","level":3,"score":0.8576099872589111},{"id":"https://openalex.org/C177650935","wikidata":"https://www.wikidata.org/wiki/Q1760303","display_name":"Netlist","level":2,"score":0.7692813873291016},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6119881272315979},{"id":"https://openalex.org/C187455244","wikidata":"https://www.wikidata.org/wiki/Q942353","display_name":"Boolean function","level":2,"score":0.5670904517173767},{"id":"https://openalex.org/C198521697","wikidata":"https://www.wikidata.org/wiki/Q7142438","display_name":"Pass transistor logic","level":4,"score":0.5437986850738525},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.4932693839073181},{"id":"https://openalex.org/C172385210","wikidata":"https://www.wikidata.org/wiki/Q5339","display_name":"Transistor","level":3,"score":0.47703713178634644},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.4692269265651703},{"id":"https://openalex.org/C157922185","wikidata":"https://www.wikidata.org/wiki/Q173198","display_name":"Logic synthesis","level":3,"score":0.43599745631217957},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.41665688157081604},{"id":"https://openalex.org/C162454741","wikidata":"https://www.wikidata.org/wiki/Q173359","display_name":"Logic family","level":4,"score":0.41621536016464233},{"id":"https://openalex.org/C3309909","wikidata":"https://www.wikidata.org/wiki/Q864155","display_name":"Binary decision diagram","level":2,"score":0.4128463864326477},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.32240450382232666},{"id":"https://openalex.org/C19275194","wikidata":"https://www.wikidata.org/wiki/Q222903","display_name":"Multiplexing","level":2,"score":0.3173905313014984},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.28342777490615845},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.2514413893222809},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.23135638236999512},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.22096216678619385}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1080/1065514021000054736","is_oa":true,"landing_page_url":"https://doi.org/10.1080/1065514021000054736","pdf_url":"https://downloads.hindawi.com/archive/2002/471390.pdf","source":{"id":"https://openalex.org/S81291924","display_name":"VLSI design","issn_l":"1026-7123","issn":["1026-7123","1065-514X","1563-5171"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319869","host_organization_name":"Hindawi Publishing Corporation","host_organization_lineage":["https://openalex.org/P4310319869"],"host_organization_lineage_names":["Hindawi Publishing Corporation"],"type":"journal"},"license":"cc-by","license_id":"https://openalex.org/licenses/cc-by","version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"VLSI Design","raw_type":"journal-article"}],"best_oa_location":{"id":"doi:10.1080/1065514021000054736","is_oa":true,"landing_page_url":"https://doi.org/10.1080/1065514021000054736","pdf_url":"https://downloads.hindawi.com/archive/2002/471390.pdf","source":{"id":"https://openalex.org/S81291924","display_name":"VLSI design","issn_l":"1026-7123","issn":["1026-7123","1065-514X","1563-5171"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319869","host_organization_name":"Hindawi Publishing Corporation","host_organization_lineage":["https://openalex.org/P4310319869"],"host_organization_lineage_names":["Hindawi Publishing Corporation"],"type":"journal"},"license":"cc-by","license_id":"https://openalex.org/licenses/cc-by","version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"VLSI Design","raw_type":"journal-article"},"sustainable_development_goals":[{"display_name":"Affordable and clean energy","id":"https://metadata.un.org/sdg/7","score":0.5199999809265137}],"awards":[],"funders":[],"has_content":{"grobid_xml":true,"pdf":true},"content_urls":{"pdf":"https://content.openalex.org/works/W2036865263.pdf","grobid_xml":"https://content.openalex.org/works/W2036865263.grobid-xml"},"referenced_works_count":8,"referenced_works":["https://openalex.org/W2030029202","https://openalex.org/W2039675687","https://openalex.org/W2135955108","https://openalex.org/W2156566689","https://openalex.org/W2478172607","https://openalex.org/W4205908247","https://openalex.org/W6658088513","https://openalex.org/W6682224897"],"related_works":["https://openalex.org/W2098419840","https://openalex.org/W2016936938","https://openalex.org/W2526300902","https://openalex.org/W2125567818","https://openalex.org/W1553855433","https://openalex.org/W1827076955","https://openalex.org/W2066280488","https://openalex.org/W2121963733","https://openalex.org/W2542337934","https://openalex.org/W2170504327"],"abstract_inverted_index":{"An":[0],"automatic":[1],"logic/circuit":[2],"synthesizer":[3,128],"is":[4,63],"developed":[5],"which":[6],"takes":[7],"several":[8],"Boolean":[9,48],"functions":[10,49],"as":[11],"input":[12],"and":[13,34,54,95,132],"generates":[14],"netlist":[15],"output":[16],"with":[17],"basic":[18],"composing":[19],"cells":[20],"from":[21],"the":[22,60,85,92,98,107,112,121,137],"pass\u2010transistor":[23,76],"cell":[24],"library":[25],"containing":[26],"only":[27],"two":[28],"types":[29],"of":[30,71,116,140],"cells:":[31],"2\u2010to\u20101":[32,68],"multiplexers":[33],"inverters.":[35,142],"The":[36,78],"synthesis":[37],"procedure":[38],"first":[39],"constructs":[40],"efficient":[41],"binary":[42],"decision":[43],"diagrams":[44],"(BDDs)":[45],"for":[46,114],"these":[47],"considering":[50],"both":[51],"multi\u2010function":[52],"sharing":[53],"minimum":[55],"width.":[56],"Each":[57],"node":[58],"in":[59,88,111],"BDD":[61],"trees":[62],"realized":[64],"by":[65],"using":[66],"a":[67],"multiplexer":[69],"(MUX)":[70],"proper":[72],"driving":[73],"capability":[74],"designed":[75],"logic.":[77],"inverters":[79],"are":[80,103],"then":[81],"inserted":[82],"all":[83],"along":[84],"MUX":[86],"paths":[87],"order":[89],"to":[90,96,105,120,136],"improve":[91],"speed":[93,131],"performance":[94,134],"alleviate":[97],"voltage\u2010drop":[99],"problem.":[100],"Several":[101],"methods":[102],"proposed":[104,123],"reduce":[106],"critical":[108],"path":[109],"delay":[110],"multiplexer\u2010chains":[113],"generation":[115],"faster":[117],"circuits.":[118],"Compared":[119],"recently":[122],"pass\u2010transistor\u2010based":[124],"top\u2010down":[125],"design,":[126],"our":[127],"has":[129],"better":[130],"area":[133],"due":[135],"reduced":[138],"number":[139],"cascaded":[141]},"counts_by_year":[{"year":2025,"cited_by_count":1},{"year":2020,"cited_by_count":1},{"year":2019,"cited_by_count":2},{"year":2016,"cited_by_count":1},{"year":2015,"cited_by_count":1},{"year":2013,"cited_by_count":1},{"year":2012,"cited_by_count":2}],"updated_date":"2026-07-15T18:14:33.161393","created_date":"2025-10-10T00:00:00"}