{"id":"https://openalex.org/W1988904108","doi":"https://doi.org/10.1080/1065514021000012156","title":"Minimizing Spurious Switching Activities with Transistor Sizing","display_name":"Minimizing Spurious Switching Activities with Transistor Sizing","publication_year":2001,"publication_date":"2001-06-11","ids":{"openalex":"https://openalex.org/W1988904108","doi":"https://doi.org/10.1080/1065514021000012156","mag":"1988904108"},"language":"en","primary_location":{"id":"doi:10.1080/1065514021000012156","is_oa":true,"landing_page_url":"https://doi.org/10.1080/1065514021000012156","pdf_url":"https://downloads.hindawi.com/archive/2002/764276.pdf","source":{"id":"https://openalex.org/S81291924","display_name":"VLSI design","issn_l":"1026-7123","issn":["1026-7123","1065-514X","1563-5171"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319869","host_organization_name":"Hindawi Publishing Corporation","host_organization_lineage":["https://openalex.org/P4310319869","https://openalex.org/P4310320595"],"host_organization_lineage_names":["Hindawi Publishing Corporation","Wiley"],"type":"journal"},"license":"cc-by","license_id":"https://openalex.org/licenses/cc-by","version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"VLSI Design","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":true,"oa_status":"hybrid","oa_url":"https://downloads.hindawi.com/archive/2002/764276.pdf","any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5025024015","display_name":"A. Wroblewski","orcid":null},"institutions":[],"countries":[],"is_corresponding":true,"raw_author_name":"Artur Wr\u00f3blewski","raw_affiliation_strings":["Munich University of Technology, Arcisstr. 21"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Munich University of Technology, Arcisstr. 21","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5012417682","display_name":"C.V. Schimpfle","orcid":null},"institutions":[{"id":"https://openalex.org/I74760111","display_name":"Texas Instruments (United States)","ror":"https://ror.org/03vsmv677","country_code":"US","type":"company","lineage":["https://openalex.org/I74760111"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Christian V. Schimpfle","raw_affiliation_strings":["Texas Instruments Deutschland"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Texas Instruments Deutschland","institution_ids":["https://openalex.org/I74760111"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5083821362","display_name":"O. Schumacher","orcid":null},"institutions":[{"id":"https://openalex.org/I4210140450","display_name":"Infineon Technologies (Canada)","ror":"https://ror.org/04hbev594","country_code":"CA","type":"company","lineage":["https://openalex.org/I137594350","https://openalex.org/I4210140450"]}],"countries":["CA"],"is_corresponding":false,"raw_author_name":"Otto Schumacher","raw_affiliation_strings":["Infineon Technologies AG, P.O. Box 800949"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Infineon Technologies AG, P.O. Box 800949","institution_ids":["https://openalex.org/I4210140450"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5046247590","display_name":"Josef A. Nossek","orcid":"https://orcid.org/0000-0001-5909-0782"},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Josef A. Nossek","raw_affiliation_strings":["Munich University of Technology, Arcisstr. 21"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Munich University of Technology, Arcisstr. 21","institution_ids":[]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":2,"corresponding_author_ids":["https://openalex.org/A5025024015"],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":true,"cited_by_count":5,"citation_normalized_percentile":{"value":0.07834018,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":"15","issue":"2","first_page":"537","last_page":"545"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9994000196456909,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/transistor","display_name":"Transistor","score":0.7526361346244812},{"id":"https://openalex.org/keywords/spurious-relationship","display_name":"Spurious relationship","score":0.6263933777809143},{"id":"https://openalex.org/keywords/pass-transistor-logic","display_name":"Pass transistor logic","score":0.6146050095558167},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.6107631921768188},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.5387654304504395},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.5269333124160767},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.5256853103637695},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.4760529696941376},{"id":"https://openalex.org/keywords/transistor-count","display_name":"Transistor count","score":0.44309157133102417},{"id":"https://openalex.org/keywords/power-consumption","display_name":"Power consumption","score":0.42612195014953613},{"id":"https://openalex.org/keywords/multiple-emitter-transistor","display_name":"Multiple-emitter transistor","score":0.4248877763748169},{"id":"https://openalex.org/keywords/path","display_name":"Path (computing)","score":0.417124480009079},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.3811469078063965},{"id":"https://openalex.org/keywords/power","display_name":"Power (physics)","score":0.37465018033981323},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.31361621618270874},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.1653309464454651},{"id":"https://openalex.org/keywords/threshold-voltage","display_name":"Threshold voltage","score":0.15523362159729004},{"id":"https://openalex.org/keywords/physics","display_name":"Physics","score":0.1057782769203186}],"concepts":[{"id":"https://openalex.org/C172385210","wikidata":"https://www.wikidata.org/wiki/Q5339","display_name":"Transistor","level":3,"score":0.7526361346244812},{"id":"https://openalex.org/C97256817","wikidata":"https://www.wikidata.org/wiki/Q1462316","display_name":"Spurious relationship","level":2,"score":0.6263933777809143},{"id":"https://openalex.org/C198521697","wikidata":"https://www.wikidata.org/wiki/Q7142438","display_name":"Pass transistor logic","level":4,"score":0.6146050095558167},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.6107631921768188},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.5387654304504395},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.5269333124160767},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.5256853103637695},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.4760529696941376},{"id":"https://openalex.org/C196320899","wikidata":"https://www.wikidata.org/wiki/Q2623746","display_name":"Transistor count","level":4,"score":0.44309157133102417},{"id":"https://openalex.org/C2984118289","wikidata":"https://www.wikidata.org/wiki/Q29954","display_name":"Power consumption","level":3,"score":0.42612195014953613},{"id":"https://openalex.org/C66710717","wikidata":"https://www.wikidata.org/wiki/Q1952357","display_name":"Multiple-emitter transistor","level":5,"score":0.4248877763748169},{"id":"https://openalex.org/C2777735758","wikidata":"https://www.wikidata.org/wiki/Q817765","display_name":"Path (computing)","level":2,"score":0.417124480009079},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.3811469078063965},{"id":"https://openalex.org/C163258240","wikidata":"https://www.wikidata.org/wiki/Q25342","display_name":"Power (physics)","level":2,"score":0.37465018033981323},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.31361621618270874},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.1653309464454651},{"id":"https://openalex.org/C195370968","wikidata":"https://www.wikidata.org/wiki/Q1754002","display_name":"Threshold voltage","level":4,"score":0.15523362159729004},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.1057782769203186},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0},{"id":"https://openalex.org/C119857082","wikidata":"https://www.wikidata.org/wiki/Q2539","display_name":"Machine learning","level":1,"score":0.0},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1080/1065514021000012156","is_oa":true,"landing_page_url":"https://doi.org/10.1080/1065514021000012156","pdf_url":"https://downloads.hindawi.com/archive/2002/764276.pdf","source":{"id":"https://openalex.org/S81291924","display_name":"VLSI design","issn_l":"1026-7123","issn":["1026-7123","1065-514X","1563-5171"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319869","host_organization_name":"Hindawi Publishing Corporation","host_organization_lineage":["https://openalex.org/P4310319869","https://openalex.org/P4310320595"],"host_organization_lineage_names":["Hindawi Publishing Corporation","Wiley"],"type":"journal"},"license":"cc-by","license_id":"https://openalex.org/licenses/cc-by","version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"VLSI Design","raw_type":"journal-article"}],"best_oa_location":{"id":"doi:10.1080/1065514021000012156","is_oa":true,"landing_page_url":"https://doi.org/10.1080/1065514021000012156","pdf_url":"https://downloads.hindawi.com/archive/2002/764276.pdf","source":{"id":"https://openalex.org/S81291924","display_name":"VLSI design","issn_l":"1026-7123","issn":["1026-7123","1065-514X","1563-5171"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319869","host_organization_name":"Hindawi Publishing Corporation","host_organization_lineage":["https://openalex.org/P4310319869","https://openalex.org/P4310320595"],"host_organization_lineage_names":["Hindawi Publishing Corporation","Wiley"],"type":"journal"},"license":"cc-by","license_id":"https://openalex.org/licenses/cc-by","version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"VLSI Design","raw_type":"journal-article"},"sustainable_development_goals":[{"score":0.8899999856948853,"id":"https://metadata.un.org/sdg/7","display_name":"Affordable and clean energy"}],"awards":[],"funders":[],"has_content":{"grobid_xml":true,"pdf":true},"content_urls":{"pdf":"https://content.openalex.org/works/W1988904108.pdf","grobid_xml":"https://content.openalex.org/works/W1988904108.grobid-xml"},"referenced_works_count":10,"referenced_works":["https://openalex.org/W1546410531","https://openalex.org/W1569550779","https://openalex.org/W1825616306","https://openalex.org/W2055510065","https://openalex.org/W2071693325","https://openalex.org/W2095613305","https://openalex.org/W2115028095","https://openalex.org/W2144982614","https://openalex.org/W2533272068","https://openalex.org/W6674569142"],"related_works":["https://openalex.org/W2329434788","https://openalex.org/W2895902477","https://openalex.org/W3024490342","https://openalex.org/W2162106528","https://openalex.org/W2328856328","https://openalex.org/W1948110015","https://openalex.org/W2074317226","https://openalex.org/W2560423180","https://openalex.org/W2325010067","https://openalex.org/W2542018869"],"abstract_inverted_index":{"In":[0],"combinatorial":[1],"blocks":[2],"of":[3,25,34,54],"static":[4],"CMOS":[5],"circuits":[6,66],"transistor":[7,40,70,76],"sizing":[8],"can":[9],"be":[10,80],"applied":[11],"for":[12],"delay":[13,33,53],"balancing":[14],"as":[15],"to":[16,79],"guarantee":[17],"synchronously":[18],"arriving":[19],"signal":[20],"slopes":[21],"at":[22],"the":[23,32,51,55,60,69,92],"input":[24],"logic":[26,35],"gates,":[27],"thereby":[28],"avoiding":[29],"glitches.":[30],"Since":[31],"gates":[36],"depends":[37],"directly":[38],"on":[39,68],"sizes,":[41],"their":[42],"variation":[43],"allows":[44],"equalizing":[45],"different":[46],"path":[47],"delays":[48],"without":[49],"influencing":[50],"total":[52],"circuit.":[56],"Unfortunately,":[57],"not":[58],"only":[59],"delay,":[61],"but":[62],"also":[63],"power":[64],"consumption":[65],"depend":[67],"sizes.":[71],"To":[72],"achieve":[73],"optimal":[74],"results,":[75],"lengths":[77],"have":[78],"increased,":[81],"which":[82],"results":[83],"in":[84],"both":[85],"increased":[86],"gate":[87],"capacitances":[88],"and":[89],"area.":[90],"Splitting":[91],"long":[93],"transistors":[94],"counteracts":[95],"this":[96],"negative":[97],"influence.":[98]},"counts_by_year":[],"updated_date":"2026-08-15T07:11:24.734988","created_date":"2025-10-10T00:00:00"}