{"id":"https://openalex.org/W2131901001","doi":"https://doi.org/10.1080/1065514021000012110","title":"Hardware Architectures for the Orthogonal and Biorthogonal Wavelet Transform","display_name":"Hardware Architectures for the Orthogonal and Biorthogonal Wavelet Transform","publication_year":2001,"publication_date":"2001-10-16","ids":{"openalex":"https://openalex.org/W2131901001","doi":"https://doi.org/10.1080/1065514021000012110","mag":"2131901001"},"language":"en","primary_location":{"id":"doi:10.1080/1065514021000012110","is_oa":true,"landing_page_url":"https://doi.org/10.1080/1065514021000012110","pdf_url":"https://downloads.hindawi.com/archive/2002/769094.pdf","source":{"id":"https://openalex.org/S81291924","display_name":"VLSI design","issn_l":"1026-7123","issn":["1026-7123","1065-514X","1563-5171"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319869","host_organization_name":"Hindawi Publishing Corporation","host_organization_lineage":["https://openalex.org/P4310319869"],"host_organization_lineage_names":["Hindawi Publishing Corporation"],"type":"journal"},"license":"cc-by","license_id":"https://openalex.org/licenses/cc-by","version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"VLSI Design","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":true,"oa_status":"hybrid","oa_url":"https://downloads.hindawi.com/archive/2002/769094.pdf","any_repository_has_fulltext":true},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5081337497","display_name":"G. Knowles","orcid":null},"institutions":[{"id":"https://openalex.org/I169541294","display_name":"Flinders University","ror":"https://ror.org/01kpzv902","country_code":"AU","type":"education","lineage":["https://openalex.org/I169541294"]}],"countries":["AU"],"is_corresponding":true,"raw_author_name":"G. Knowles","raw_affiliation_strings":["School of Informatics and Engineering, Flinders University of South Australia, GPO Box 2100"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"School of Informatics and Engineering, Flinders University of South Australia, GPO Box 2100","institution_ids":["https://openalex.org/I169541294"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":["https://openalex.org/A5081337497"],"corresponding_institution_ids":["https://openalex.org/I169541294"],"apc_list":null,"apc_paid":null,"fwci":0.3577,"has_fulltext":true,"cited_by_count":2,"citation_normalized_percentile":{"value":0.70444082,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":94},"biblio":{"volume":"15","issue":"2","first_page":"499","last_page":"506"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10688","display_name":"Image and Signal Denoising Methods","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1707","display_name":"Computer Vision and Pattern Recognition"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10688","display_name":"Image and Signal Denoising Methods","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1707","display_name":"Computer Vision and Pattern Recognition"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10901","display_name":"Advanced Data Compression Techniques","score":0.9984999895095825,"subfield":{"id":"https://openalex.org/subfields/1707","display_name":"Computer Vision and Pattern Recognition"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11034","display_name":"Digital Filter Design and Implementation","score":0.9959999918937683,"subfield":{"id":"https://openalex.org/subfields/1711","display_name":"Signal Processing"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/biorthogonal-system","display_name":"Biorthogonal system","score":0.8116512298583984},{"id":"https://openalex.org/keywords/datapath","display_name":"Datapath","score":0.7815889120101929},{"id":"https://openalex.org/keywords/biorthogonal-wavelet","display_name":"Biorthogonal wavelet","score":0.6067501306533813},{"id":"https://openalex.org/keywords/wavelet","display_name":"Wavelet","score":0.5359362363815308},{"id":"https://openalex.org/keywords/lifting-scheme","display_name":"Lifting scheme","score":0.517145574092865},{"id":"https://openalex.org/keywords/discrete-wavelet-transform","display_name":"Discrete wavelet transform","score":0.5133692026138306},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.4803401231765747},{"id":"https://openalex.org/keywords/orthogonal-wavelet","display_name":"Orthogonal wavelet","score":0.4606940448284149},{"id":"https://openalex.org/keywords/wavelet-transform","display_name":"Wavelet transform","score":0.4496588408946991},{"id":"https://openalex.org/keywords/interpolation","display_name":"Interpolation (computer graphics)","score":0.43877464532852173},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.435468465089798},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.4334373474121094},{"id":"https://openalex.org/keywords/orthogonality","display_name":"Orthogonality","score":0.4332130253314972},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.20117217302322388},{"id":"https://openalex.org/keywords/artificial-intelligence","display_name":"Artificial intelligence","score":0.1665421426296234}],"concepts":[{"id":"https://openalex.org/C158453530","wikidata":"https://www.wikidata.org/wiki/Q864692","display_name":"Biorthogonal system","level":4,"score":0.8116512298583984},{"id":"https://openalex.org/C2781198647","wikidata":"https://www.wikidata.org/wiki/Q1633673","display_name":"Datapath","level":2,"score":0.7815889120101929},{"id":"https://openalex.org/C2778869661","wikidata":"https://www.wikidata.org/wiki/Q4915256","display_name":"Biorthogonal wavelet","level":5,"score":0.6067501306533813},{"id":"https://openalex.org/C47432892","wikidata":"https://www.wikidata.org/wiki/Q831390","display_name":"Wavelet","level":2,"score":0.5359362363815308},{"id":"https://openalex.org/C199550912","wikidata":"https://www.wikidata.org/wiki/Q3238415","display_name":"Lifting scheme","level":5,"score":0.517145574092865},{"id":"https://openalex.org/C46286280","wikidata":"https://www.wikidata.org/wiki/Q2414958","display_name":"Discrete wavelet transform","level":4,"score":0.5133692026138306},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.4803401231765747},{"id":"https://openalex.org/C2777451244","wikidata":"https://www.wikidata.org/wiki/Q3352512","display_name":"Orthogonal wavelet","level":5,"score":0.4606940448284149},{"id":"https://openalex.org/C196216189","wikidata":"https://www.wikidata.org/wiki/Q2867","display_name":"Wavelet transform","level":3,"score":0.4496588408946991},{"id":"https://openalex.org/C137800194","wikidata":"https://www.wikidata.org/wiki/Q11713455","display_name":"Interpolation (computer graphics)","level":3,"score":0.43877464532852173},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.435468465089798},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.4334373474121094},{"id":"https://openalex.org/C17137986","wikidata":"https://www.wikidata.org/wiki/Q215067","display_name":"Orthogonality","level":2,"score":0.4332130253314972},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.20117217302322388},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.1665421426296234},{"id":"https://openalex.org/C2524010","wikidata":"https://www.wikidata.org/wiki/Q8087","display_name":"Geometry","level":1,"score":0.0},{"id":"https://openalex.org/C104114177","wikidata":"https://www.wikidata.org/wiki/Q79782","display_name":"Motion (physics)","level":2,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1080/1065514021000012110","is_oa":true,"landing_page_url":"https://doi.org/10.1080/1065514021000012110","pdf_url":"https://downloads.hindawi.com/archive/2002/769094.pdf","source":{"id":"https://openalex.org/S81291924","display_name":"VLSI design","issn_l":"1026-7123","issn":["1026-7123","1065-514X","1563-5171"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319869","host_organization_name":"Hindawi Publishing Corporation","host_organization_lineage":["https://openalex.org/P4310319869"],"host_organization_lineage_names":["Hindawi Publishing Corporation"],"type":"journal"},"license":"cc-by","license_id":"https://openalex.org/licenses/cc-by","version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"VLSI Design","raw_type":"journal-article"},{"id":"pmh:oai:fac.flinders.edu.au:2328/37953","is_oa":true,"landing_page_url":"http://hdl.handle.net/2328/37953","pdf_url":null,"source":{"id":"https://openalex.org/S4306401119","display_name":"Flinders Academic Commons (Flinders University)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I169541294","host_organization_name":"Flinders University","host_organization_lineage":["https://openalex.org/I169541294"],"host_organization_lineage_names":[],"type":"repository"},"license":"cc-by","license_id":"https://openalex.org/licenses/cc-by","version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":null,"raw_type":"Article"}],"best_oa_location":{"id":"doi:10.1080/1065514021000012110","is_oa":true,"landing_page_url":"https://doi.org/10.1080/1065514021000012110","pdf_url":"https://downloads.hindawi.com/archive/2002/769094.pdf","source":{"id":"https://openalex.org/S81291924","display_name":"VLSI design","issn_l":"1026-7123","issn":["1026-7123","1065-514X","1563-5171"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319869","host_organization_name":"Hindawi Publishing Corporation","host_organization_lineage":["https://openalex.org/P4310319869"],"host_organization_lineage_names":["Hindawi Publishing Corporation"],"type":"journal"},"license":"cc-by","license_id":"https://openalex.org/licenses/cc-by","version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"VLSI Design","raw_type":"journal-article"},"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":true,"grobid_xml":true},"content_urls":{"pdf":"https://content.openalex.org/works/W2131901001.pdf","grobid_xml":"https://content.openalex.org/works/W2131901001.grobid-xml"},"referenced_works_count":17,"referenced_works":["https://openalex.org/W1805227067","https://openalex.org/W1984123198","https://openalex.org/W2015370045","https://openalex.org/W2049348043","https://openalex.org/W2069830632","https://openalex.org/W2090446109","https://openalex.org/W2098914003","https://openalex.org/W2110894809","https://openalex.org/W2133526007","https://openalex.org/W2137952118","https://openalex.org/W2148593155","https://openalex.org/W2157236023","https://openalex.org/W4251101141","https://openalex.org/W6662341269","https://openalex.org/W6667861952","https://openalex.org/W6680454702","https://openalex.org/W6681922329"],"related_works":["https://openalex.org/W1774449297","https://openalex.org/W2380670016","https://openalex.org/W2016058047","https://openalex.org/W2054699267","https://openalex.org/W4220883773","https://openalex.org/W2389244263","https://openalex.org/W2386462288","https://openalex.org/W2966415695","https://openalex.org/W1586959851","https://openalex.org/W2097679547"],"abstract_inverted_index":{"In":[0],"this":[1],"note,":[2],"optimal":[3],"hardware":[4],"architectures":[5],"for":[6,77,112,122,130],"the":[7,21,29,33,36,39,62,65,98,104,113,128],"orthogonal":[8,55],"and":[9,38,56,64,67],"biorthogonal":[10,57],"wavelet":[11,99,116],"transforms":[12,37],"are":[13,108],"presented.":[14],"The":[15,42,70,82],"approach":[16],"used":[17],"here":[18],"is":[19,44,84,93,132],"not":[20],"standard":[22],"lifting":[23,131],"method,":[24],"but":[25],"takes":[26],"advantage":[27],"of":[28,35],"symmetries":[30],"inherent":[31],"in":[32],"coefficients":[34],"decimation/interpolation":[40],"operators.":[41],"design":[43,72],"based":[45],"on":[46],"a":[47,87],"highly":[48],"optimized":[49,76],"datapath,":[50],"which":[51,92,117],"seamlessly":[52],"integrates":[53],"both":[54],"transforms,":[58],"data":[59,125],"extension":[60],"at":[61],"edges":[63],"forward":[66],"inverse":[68],"transforms.":[69],"datapath":[71,83],"could":[73],"be":[74],"further":[75],"speed":[78],"or":[79,100],"low":[80],"power.":[81],"controlled":[85],"by":[86,103],"small":[88],"fast":[89],"control":[90],"unit":[91],"hard":[94],"programmed":[95],"according":[96],"to":[97],"wavelets":[101],"required":[102],"application.":[105],"Example":[106],"circuits":[107],"given,":[109],"including":[110],"one":[111],"Daubechies":[114],"9\u20107":[115],"requires":[118],"only":[119],"2.5":[120],"multipliers":[121],"each":[123],"input":[124],"value,":[126],"when":[127],"equivalent":[129],"3.":[133]},"counts_by_year":[{"year":2018,"cited_by_count":1}],"updated_date":"2026-05-21T06:26:12.895304","created_date":"2025-10-10T00:00:00"}