{"id":"https://openalex.org/W2167657390","doi":"https://doi.org/10.1080/1065514021000012093","title":"A Contraction\u2010based Ratio\u2010cut Partitioning Algorithm","display_name":"A Contraction\u2010based Ratio\u2010cut Partitioning Algorithm","publication_year":2001,"publication_date":"2001-04-02","ids":{"openalex":"https://openalex.org/W2167657390","doi":"https://doi.org/10.1080/1065514021000012093","mag":"2167657390"},"language":"en","primary_location":{"id":"doi:10.1080/1065514021000012093","is_oa":true,"landing_page_url":"https://doi.org/10.1080/1065514021000012093","pdf_url":"https://downloads.hindawi.com/archive/2002/871914.pdf","source":{"id":"https://openalex.org/S81291924","display_name":"VLSI design","issn_l":"1026-7123","issn":["1026-7123","1065-514X","1563-5171"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319869","host_organization_name":"Hindawi Publishing Corporation","host_organization_lineage":["https://openalex.org/P4310319869"],"host_organization_lineage_names":["Hindawi Publishing Corporation"],"type":"journal"},"license":"cc-by","license_id":"https://openalex.org/licenses/cc-by","version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"VLSI Design","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":true,"oa_status":"hybrid","oa_url":"https://downloads.hindawi.com/archive/2002/871914.pdf","any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5005353969","display_name":"Youssef Saab","orcid":null},"institutions":[{"id":"https://openalex.org/I76835614","display_name":"University of Missouri","ror":"https://ror.org/02ymw8z06","country_code":"US","type":"education","lineage":["https://openalex.org/I76835614"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"Youssef Saab","raw_affiliation_strings":["Computer Engineering and Computer Science Department, University of Missouri\u2013Columbia, Engineering Building West"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Computer Engineering and Computer Science Department, University of Missouri\u2013Columbia, Engineering Building West","institution_ids":["https://openalex.org/I76835614"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":["https://openalex.org/A5005353969"],"corresponding_institution_ids":["https://openalex.org/I76835614"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":true,"cited_by_count":1,"citation_normalized_percentile":{"value":0.18791844,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":"15","issue":"2","first_page":"485","last_page":"489"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9993000030517578,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.629471480846405},{"id":"https://openalex.org/keywords/partition","display_name":"Partition (number theory)","score":0.6251715421676636},{"id":"https://openalex.org/keywords/very-large-scale-integration","display_name":"Very-large-scale integration","score":0.6194249391555786},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5424431562423706},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.5200462341308594},{"id":"https://openalex.org/keywords/maximum-cut","display_name":"Maximum cut","score":0.4934302866458893},{"id":"https://openalex.org/keywords/contraction","display_name":"Contraction (grammar)","score":0.4848884046077728},{"id":"https://openalex.org/keywords/iterative-method","display_name":"Iterative method","score":0.4531332850456238},{"id":"https://openalex.org/keywords/node","display_name":"Node (physics)","score":0.4351500868797302},{"id":"https://openalex.org/keywords/partition-problem","display_name":"Partition problem","score":0.41091257333755493},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.3547908067703247},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.3025560677051544},{"id":"https://openalex.org/keywords/theoretical-computer-science","display_name":"Theoretical computer science","score":0.19646945595741272},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.08329299092292786},{"id":"https://openalex.org/keywords/graph","display_name":"Graph","score":0.0764566957950592}],"concepts":[{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.629471480846405},{"id":"https://openalex.org/C42812","wikidata":"https://www.wikidata.org/wiki/Q1082910","display_name":"Partition (number theory)","level":2,"score":0.6251715421676636},{"id":"https://openalex.org/C14580979","wikidata":"https://www.wikidata.org/wiki/Q876049","display_name":"Very-large-scale integration","level":2,"score":0.6194249391555786},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5424431562423706},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.5200462341308594},{"id":"https://openalex.org/C165526019","wikidata":"https://www.wikidata.org/wiki/Q942557","display_name":"Maximum cut","level":3,"score":0.4934302866458893},{"id":"https://openalex.org/C163415756","wikidata":"https://www.wikidata.org/wiki/Q126473","display_name":"Contraction (grammar)","level":2,"score":0.4848884046077728},{"id":"https://openalex.org/C159694833","wikidata":"https://www.wikidata.org/wiki/Q2321565","display_name":"Iterative method","level":2,"score":0.4531332850456238},{"id":"https://openalex.org/C62611344","wikidata":"https://www.wikidata.org/wiki/Q1062658","display_name":"Node (physics)","level":2,"score":0.4351500868797302},{"id":"https://openalex.org/C35995877","wikidata":"https://www.wikidata.org/wiki/Q1065968","display_name":"Partition problem","level":3,"score":0.41091257333755493},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.3547908067703247},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.3025560677051544},{"id":"https://openalex.org/C80444323","wikidata":"https://www.wikidata.org/wiki/Q2878974","display_name":"Theoretical computer science","level":1,"score":0.19646945595741272},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.08329299092292786},{"id":"https://openalex.org/C132525143","wikidata":"https://www.wikidata.org/wiki/Q141488","display_name":"Graph","level":2,"score":0.0764566957950592},{"id":"https://openalex.org/C114614502","wikidata":"https://www.wikidata.org/wiki/Q76592","display_name":"Combinatorics","level":1,"score":0.0},{"id":"https://openalex.org/C126322002","wikidata":"https://www.wikidata.org/wiki/Q11180","display_name":"Internal medicine","level":1,"score":0.0},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.0},{"id":"https://openalex.org/C66938386","wikidata":"https://www.wikidata.org/wiki/Q633538","display_name":"Structural engineering","level":1,"score":0.0},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.0},{"id":"https://openalex.org/C71924100","wikidata":"https://www.wikidata.org/wiki/Q11190","display_name":"Medicine","level":0,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1080/1065514021000012093","is_oa":true,"landing_page_url":"https://doi.org/10.1080/1065514021000012093","pdf_url":"https://downloads.hindawi.com/archive/2002/871914.pdf","source":{"id":"https://openalex.org/S81291924","display_name":"VLSI design","issn_l":"1026-7123","issn":["1026-7123","1065-514X","1563-5171"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319869","host_organization_name":"Hindawi Publishing Corporation","host_organization_lineage":["https://openalex.org/P4310319869"],"host_organization_lineage_names":["Hindawi Publishing Corporation"],"type":"journal"},"license":"cc-by","license_id":"https://openalex.org/licenses/cc-by","version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"VLSI Design","raw_type":"journal-article"}],"best_oa_location":{"id":"doi:10.1080/1065514021000012093","is_oa":true,"landing_page_url":"https://doi.org/10.1080/1065514021000012093","pdf_url":"https://downloads.hindawi.com/archive/2002/871914.pdf","source":{"id":"https://openalex.org/S81291924","display_name":"VLSI design","issn_l":"1026-7123","issn":["1026-7123","1065-514X","1563-5171"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319869","host_organization_name":"Hindawi Publishing Corporation","host_organization_lineage":["https://openalex.org/P4310319869"],"host_organization_lineage_names":["Hindawi Publishing Corporation"],"type":"journal"},"license":"cc-by","license_id":"https://openalex.org/licenses/cc-by","version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"VLSI Design","raw_type":"journal-article"},"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":true,"grobid_xml":true},"content_urls":{"pdf":"https://content.openalex.org/works/W2167657390.pdf","grobid_xml":"https://content.openalex.org/works/W2167657390.grobid-xml"},"referenced_works_count":32,"referenced_works":["https://openalex.org/W64951736","https://openalex.org/W1521693108","https://openalex.org/W1981893977","https://openalex.org/W1984283136","https://openalex.org/W1994726981","https://openalex.org/W1998529322","https://openalex.org/W2003346537","https://openalex.org/W2027463479","https://openalex.org/W2088788514","https://openalex.org/W2095117703","https://openalex.org/W2120970098","https://openalex.org/W2124224099","https://openalex.org/W2125531986","https://openalex.org/W2132450497","https://openalex.org/W2155754954","https://openalex.org/W2161675672","https://openalex.org/W2162548825","https://openalex.org/W2167649597","https://openalex.org/W2294010086","https://openalex.org/W3167601867","https://openalex.org/W4236836013","https://openalex.org/W4239471065","https://openalex.org/W4239914453","https://openalex.org/W4242608849","https://openalex.org/W4254806666","https://openalex.org/W6602666253","https://openalex.org/W6646495067","https://openalex.org/W6672842986","https://openalex.org/W6678485546","https://openalex.org/W6683944413","https://openalex.org/W6684423385","https://openalex.org/W6697110458"],"related_works":["https://openalex.org/W1549987457","https://openalex.org/W2025912669","https://openalex.org/W1977789739","https://openalex.org/W2014615094","https://openalex.org/W2047470742","https://openalex.org/W2351778335","https://openalex.org/W2497180562","https://openalex.org/W2379495598","https://openalex.org/W2767131998","https://openalex.org/W4240458717"],"abstract_inverted_index":{"Partitioning":[0],"is":[1,78],"a":[2,47],"fundamental":[3],"problem":[4],"in":[5,74],"the":[6,38,70,82],"design":[7],"of":[8,40],"VLSI":[9],"circuits.":[10],"In":[11],"recent":[12],"years,":[13],"ratio\u2010cut":[14,50],"partitioning":[15,42,51],"has":[16,32],"received":[17],"attention":[18],"due":[19],"to":[20,23,36],"its":[21],"tendency":[22],"partition":[24],"circuits":[25],"into":[26],"their":[27],"natural":[28],"clusters.":[29],"Node":[30],"contraction":[31],"also":[33,79],"been":[34],"shown":[35,80],"enhance":[37],"performance":[39],"iterative":[41,60],"algorithms.":[43],"This":[44,56],"paper":[45],"describes":[46],"new":[48,57,71,83],"simple":[49],"algorithm":[52,58,72,84],"using":[53],"node":[54],"contraction.":[55],"combines":[59],"improvement":[61],"with":[62,87],"progressive":[63],"cluster":[64],"formation.":[65],"Under":[66],"suitably":[67],"mild":[68],"assumptions,":[69],"runs":[73],"linear":[75],"time.":[76],"It":[77],"that":[81],"compares":[85],"favorably":[86],"previous":[88],"approaches.":[89]},"counts_by_year":[],"updated_date":"2026-05-21T06:26:12.895304","created_date":"2025-10-10T00:00:00"}