{"id":"https://openalex.org/W2015094173","doi":"https://doi.org/10.1080/10637199808947381","title":"A PARALLEL AND VECTOR IMPLEMENTATION OF CIRCUIT SIMULATION ON CRAY SUPERCOMPUTERS","display_name":"A PARALLEL AND VECTOR IMPLEMENTATION OF CIRCUIT SIMULATION ON CRAY SUPERCOMPUTERS","publication_year":1999,"publication_date":"1999-07-01","ids":{"openalex":"https://openalex.org/W2015094173","doi":"https://doi.org/10.1080/10637199808947381","mag":"2015094173"},"language":"en","primary_location":{"id":"doi:10.1080/10637199808947381","is_oa":false,"landing_page_url":"https://doi.org/10.1080/10637199808947381","pdf_url":null,"source":{"id":"https://openalex.org/S85375271","display_name":"International Journal of Parallel Emergent and Distributed Systems","issn_l":"1026-7689","issn":["1026-7689","1029-032X","1063-7192","1744-5760","1744-5779"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310320547","host_organization_name":"Taylor & Francis","host_organization_lineage":["https://openalex.org/P4310320547","https://openalex.org/P4310320449"],"host_organization_lineage_names":["Taylor & Francis","Informa"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Parallel Algorithms and Applications","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5027039774","display_name":"Abdulla Bataineh","orcid":null},"institutions":[{"id":"https://openalex.org/I93085520","display_name":"Silicon Labs (United States)","ror":"https://ror.org/02dyqfb80","country_code":"US","type":"company","lineage":["https://openalex.org/I93085520"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"ABDULLA BATAINEH","raw_affiliation_strings":["Silicon Graphics, Inc, Vector Supercomputer Division, P.O. Box 4000, Chippewa Falls, WI54729-0078, USA","Silicon Graphics, Inc , Vector Supercomputer Division , P.O. Box 4000, Chippewa Falls, WI54729-0078, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Silicon Graphics, Inc, Vector Supercomputer Division, P.O. Box 4000, Chippewa Falls, WI54729-0078, USA","institution_ids":["https://openalex.org/I93085520"]},{"raw_affiliation_string":"Silicon Graphics, Inc , Vector Supercomputer Division , P.O. Box 4000, Chippewa Falls, WI54729-0078, USA","institution_ids":["https://openalex.org/I93085520"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5091846815","display_name":"Mike Aamodt","orcid":null},"institutions":[{"id":"https://openalex.org/I93085520","display_name":"Silicon Labs (United States)","ror":"https://ror.org/02dyqfb80","country_code":"US","type":"company","lineage":["https://openalex.org/I93085520"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"MIKE AAMODT","raw_affiliation_strings":["Silicon Graphics, Inc, Vector Supercomputer Division, P.O. Box 4000, Chippewa Falls, WI54729-0078, USA","Silicon Graphics, Inc , Vector Supercomputer Division , P.O. Box 4000, Chippewa Falls, WI54729-0078, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Silicon Graphics, Inc, Vector Supercomputer Division, P.O. Box 4000, Chippewa Falls, WI54729-0078, USA","institution_ids":["https://openalex.org/I93085520"]},{"raw_affiliation_string":"Silicon Graphics, Inc , Vector Supercomputer Division , P.O. Box 4000, Chippewa Falls, WI54729-0078, USA","institution_ids":["https://openalex.org/I93085520"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5025984674","display_name":"Kevin W. Thomas","orcid":null},"institutions":[{"id":"https://openalex.org/I93085520","display_name":"Silicon Labs (United States)","ror":"https://ror.org/02dyqfb80","country_code":"US","type":"company","lineage":["https://openalex.org/I93085520"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"KEVIN THOMAS","raw_affiliation_strings":["Silicon Graphics, Inc, Vector Supercomputer Division, P.O. Box 4000, Chippewa Falls, WI54729-0078, USA","Silicon Graphics, Inc , Vector Supercomputer Division , P.O. Box 4000, Chippewa Falls, WI54729-0078, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Silicon Graphics, Inc, Vector Supercomputer Division, P.O. Box 4000, Chippewa Falls, WI54729-0078, USA","institution_ids":["https://openalex.org/I93085520"]},{"raw_affiliation_string":"Silicon Graphics, Inc , Vector Supercomputer Division , P.O. Box 4000, Chippewa Falls, WI54729-0078, USA","institution_ids":["https://openalex.org/I93085520"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I93085520"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":1,"citation_normalized_percentile":{"value":0.0986679,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":"14","issue":"2","first_page":"109","last_page":"118"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9923999905586243,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9923999905586243,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9890000224113464,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10558","display_name":"Advancements in Semiconductor Devices and Circuit Design","score":0.988099992275238,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/speedup","display_name":"Speedup","score":0.9651192426681519},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.8168874979019165},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7723861932754517},{"id":"https://openalex.org/keywords/jacobian-matrix-and-determinant","display_name":"Jacobian matrix and determinant","score":0.723989725112915},{"id":"https://openalex.org/keywords/solver","display_name":"Solver","score":0.6422615647315979},{"id":"https://openalex.org/keywords/supercomputer","display_name":"Supercomputer","score":0.5117937922477722},{"id":"https://openalex.org/keywords/computational-science","display_name":"Computational science","score":0.4380474388599396},{"id":"https://openalex.org/keywords/vector-processor","display_name":"Vector processor","score":0.4268278181552887},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.12546375393867493},{"id":"https://openalex.org/keywords/applied-mathematics","display_name":"Applied mathematics","score":0.08159184455871582}],"concepts":[{"id":"https://openalex.org/C68339613","wikidata":"https://www.wikidata.org/wiki/Q1549489","display_name":"Speedup","level":2,"score":0.9651192426681519},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.8168874979019165},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7723861932754517},{"id":"https://openalex.org/C200331156","wikidata":"https://www.wikidata.org/wiki/Q506041","display_name":"Jacobian matrix and determinant","level":2,"score":0.723989725112915},{"id":"https://openalex.org/C2778770139","wikidata":"https://www.wikidata.org/wiki/Q1966904","display_name":"Solver","level":2,"score":0.6422615647315979},{"id":"https://openalex.org/C83283714","wikidata":"https://www.wikidata.org/wiki/Q121117","display_name":"Supercomputer","level":2,"score":0.5117937922477722},{"id":"https://openalex.org/C459310","wikidata":"https://www.wikidata.org/wiki/Q117801","display_name":"Computational science","level":1,"score":0.4380474388599396},{"id":"https://openalex.org/C161824985","wikidata":"https://www.wikidata.org/wiki/Q919509","display_name":"Vector processor","level":2,"score":0.4268278181552887},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.12546375393867493},{"id":"https://openalex.org/C28826006","wikidata":"https://www.wikidata.org/wiki/Q33521","display_name":"Applied mathematics","level":1,"score":0.08159184455871582},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1080/10637199808947381","is_oa":false,"landing_page_url":"https://doi.org/10.1080/10637199808947381","pdf_url":null,"source":{"id":"https://openalex.org/S85375271","display_name":"International Journal of Parallel Emergent and Distributed Systems","issn_l":"1026-7689","issn":["1026-7689","1029-032X","1063-7192","1744-5760","1744-5779"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310320547","host_organization_name":"Taylor & Francis","host_organization_lineage":["https://openalex.org/P4310320547","https://openalex.org/P4310320449"],"host_organization_lineage_names":["Taylor & Francis","Informa"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Parallel Algorithms and Applications","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Affordable and clean energy","id":"https://metadata.un.org/sdg/7","score":0.7400000095367432}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":11,"referenced_works":["https://openalex.org/W113651344","https://openalex.org/W1506342804","https://openalex.org/W1509997287","https://openalex.org/W1514439880","https://openalex.org/W2041381793","https://openalex.org/W2065126228","https://openalex.org/W2085602449","https://openalex.org/W2099643905","https://openalex.org/W2118359375","https://openalex.org/W2152320213","https://openalex.org/W4213104200"],"related_works":["https://openalex.org/W1507304317","https://openalex.org/W1980548573","https://openalex.org/W2056543843","https://openalex.org/W32529763","https://openalex.org/W1624166738","https://openalex.org/W1674415840","https://openalex.org/W2038600225","https://openalex.org/W2511491003","https://openalex.org/W588591933","https://openalex.org/W2029525207"],"abstract_inverted_index":{"This":[0],"paper":[1],"reports":[2],"the":[3,9,14,30,35,73,86],"results":[4,19],"of":[5,24,46,70,81,97],"vectorizing":[6],"and":[7,34,41,72],"parallelizing":[8],"circuit":[10,25],"simulator":[11],"HSPICE":[12],"on":[13,49,101],"Cray":[15],"C90":[16],"supercomputer.":[17],"The":[18],"show":[20],"that":[21],"significant":[22],"speedup":[23,45,96],"simulation":[26,95],"is":[27],"achievable":[28],"when":[29],"transistor":[31,57],"model":[32,58],"evaluation":[33,59],"Jacobian":[36],"matrix":[37,62],"update":[38,63],"are":[39],"vectorized":[40],"parallelized":[42],"efficiently.":[43],"A":[44],"40":[47],"times":[48,100],"16":[50,102],"vector":[51,103],"processors":[52,104],"was":[53,65,76,105],"achieved":[54],"for":[55,85],"MOSFET":[56],"component.":[60],"Furthermore,":[61],"time":[64,75],"reduced":[66,77],"by":[67,78],"one":[68],"order":[69],"magnitude":[71],"solver":[74],"a":[79,91,93],"factor":[80],"2":[82],"to":[83],"5":[84],"four":[87],"circuits":[88],"simulated.":[89],"As":[90],"result,":[92],"total":[94],"about":[98],"12":[99],"achieved.":[106]},"counts_by_year":[],"updated_date":"2026-08-15T07:11:24.734988","created_date":"2025-10-10T00:00:00"}