{"id":"https://openalex.org/W2093635839","doi":"https://doi.org/10.1080/01969720701710220","title":"DESIGN AND IMPLEMENTATION OF GA-BASED FUZZY SYSTEM ON FPGA CHIP","display_name":"DESIGN AND IMPLEMENTATION OF GA-BASED FUZZY SYSTEM ON FPGA CHIP","publication_year":2007,"publication_date":"2007-12-04","ids":{"openalex":"https://openalex.org/W2093635839","doi":"https://doi.org/10.1080/01969720701710220","mag":"2093635839"},"language":"en","primary_location":{"id":"doi:10.1080/01969720701710220","is_oa":false,"landing_page_url":"https://doi.org/10.1080/01969720701710220","pdf_url":null,"source":{"id":"https://openalex.org/S117436046","display_name":"Cybernetics & Systems","issn_l":"0196-9722","issn":["0196-9722","1087-6553"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310320547","host_organization_name":"Taylor & Francis","host_organization_lineage":["https://openalex.org/P4310320547"],"host_organization_lineage_names":["Taylor & Francis"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Cybernetics and Systems","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5037232729","display_name":"Ching\u2010Chang Wong","orcid":"https://orcid.org/0000-0003-1095-728X"},"institutions":[{"id":"https://openalex.org/I107470533","display_name":"Tamkang University","ror":"https://ror.org/04tft4718","country_code":"TW","type":"education","lineage":["https://openalex.org/I107470533"]}],"countries":["TW"],"is_corresponding":true,"raw_author_name":"Ching-Chang Wong","raw_affiliation_strings":["Department of Electrical Engineering, Tamkang University, Tamsui, TaiPei Hsien, Taiwan","Department of Electrical Engineering , Tamkang University , Tamsui, TaiPei Hsien, Taiwan"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering, Tamkang University, Tamsui, TaiPei Hsien, Taiwan","institution_ids":["https://openalex.org/I107470533"]},{"raw_affiliation_string":"Department of Electrical Engineering , Tamkang University , Tamsui, TaiPei Hsien, Taiwan","institution_ids":["https://openalex.org/I107470533"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5079953112","display_name":"Yu-Han Lin","orcid":"https://orcid.org/0000-0001-8751-6939"},"institutions":[{"id":"https://openalex.org/I107470533","display_name":"Tamkang University","ror":"https://ror.org/04tft4718","country_code":"TW","type":"education","lineage":["https://openalex.org/I107470533"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Yu-Han Lin","raw_affiliation_strings":["Department of Electrical Engineering, Tamkang University, Tamsui, TaiPei Hsien, Taiwan","Department of Electrical Engineering , Tamkang University , Tamsui, TaiPei Hsien, Taiwan"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering, Tamkang University, Tamsui, TaiPei Hsien, Taiwan","institution_ids":["https://openalex.org/I107470533"]},{"raw_affiliation_string":"Department of Electrical Engineering , Tamkang University , Tamsui, TaiPei Hsien, Taiwan","institution_ids":["https://openalex.org/I107470533"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":["https://openalex.org/A5037232729"],"corresponding_institution_ids":["https://openalex.org/I107470533"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":4,"citation_normalized_percentile":{"value":0.09935881,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":94},"biblio":{"volume":"39","issue":"1","first_page":"79","last_page":"107"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10820","display_name":"Fuzzy Logic and Control Systems","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/1702","display_name":"Artificial Intelligence"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10820","display_name":"Fuzzy Logic and Control Systems","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/1702","display_name":"Artificial Intelligence"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11975","display_name":"Evolutionary Algorithms and Applications","score":0.9970999956130981,"subfield":{"id":"https://openalex.org/subfields/1702","display_name":"Artificial Intelligence"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11081","display_name":"Advanced Control Systems Design","score":0.9868999719619751,"subfield":{"id":"https://openalex.org/subfields/2207","display_name":"Control and Systems Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/vhdl","display_name":"VHDL","score":0.874196469783783},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.7859601974487305},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7334678769111633},{"id":"https://openalex.org/keywords/fuzzy-logic","display_name":"Fuzzy logic","score":0.6830541491508484},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.5220334529876709},{"id":"https://openalex.org/keywords/construct","display_name":"Construct (python library)","score":0.5193870663642883},{"id":"https://openalex.org/keywords/hardware-description-language","display_name":"Hardware description language","score":0.5098656415939331},{"id":"https://openalex.org/keywords/flexibility","display_name":"Flexibility (engineering)","score":0.4876807928085327},{"id":"https://openalex.org/keywords/chip","display_name":"Chip","score":0.47201699018478394},{"id":"https://openalex.org/keywords/fuzzy-control-system","display_name":"Fuzzy control system","score":0.4492439925670624},{"id":"https://openalex.org/keywords/fuzzy-electronics","display_name":"Fuzzy electronics","score":0.44007325172424316},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.3527812361717224},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.34491175413131714},{"id":"https://openalex.org/keywords/neuro-fuzzy","display_name":"Neuro-fuzzy","score":0.2950458228588104},{"id":"https://openalex.org/keywords/artificial-intelligence","display_name":"Artificial intelligence","score":0.13950979709625244},{"id":"https://openalex.org/keywords/programming-language","display_name":"Programming language","score":0.12713274359703064}],"concepts":[{"id":"https://openalex.org/C36941000","wikidata":"https://www.wikidata.org/wiki/Q209455","display_name":"VHDL","level":3,"score":0.874196469783783},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.7859601974487305},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7334678769111633},{"id":"https://openalex.org/C58166","wikidata":"https://www.wikidata.org/wiki/Q224821","display_name":"Fuzzy logic","level":2,"score":0.6830541491508484},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.5220334529876709},{"id":"https://openalex.org/C2780801425","wikidata":"https://www.wikidata.org/wiki/Q5164392","display_name":"Construct (python library)","level":2,"score":0.5193870663642883},{"id":"https://openalex.org/C42143788","wikidata":"https://www.wikidata.org/wiki/Q173341","display_name":"Hardware description language","level":3,"score":0.5098656415939331},{"id":"https://openalex.org/C2780598303","wikidata":"https://www.wikidata.org/wiki/Q65921492","display_name":"Flexibility (engineering)","level":2,"score":0.4876807928085327},{"id":"https://openalex.org/C165005293","wikidata":"https://www.wikidata.org/wiki/Q1074500","display_name":"Chip","level":2,"score":0.47201699018478394},{"id":"https://openalex.org/C195975749","wikidata":"https://www.wikidata.org/wiki/Q1475705","display_name":"Fuzzy control system","level":3,"score":0.4492439925670624},{"id":"https://openalex.org/C102805184","wikidata":"https://www.wikidata.org/wiki/Q5511117","display_name":"Fuzzy electronics","level":5,"score":0.44007325172424316},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.3527812361717224},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.34491175413131714},{"id":"https://openalex.org/C29470771","wikidata":"https://www.wikidata.org/wiki/Q4165150","display_name":"Neuro-fuzzy","level":4,"score":0.2950458228588104},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.13950979709625244},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.12713274359703064},{"id":"https://openalex.org/C105795698","wikidata":"https://www.wikidata.org/wiki/Q12483","display_name":"Statistics","level":1,"score":0.0},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.0},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1080/01969720701710220","is_oa":false,"landing_page_url":"https://doi.org/10.1080/01969720701710220","pdf_url":null,"source":{"id":"https://openalex.org/S117436046","display_name":"Cybernetics & Systems","issn_l":"0196-9722","issn":["0196-9722","1087-6553"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310320547","host_organization_name":"Taylor & Francis","host_organization_lineage":["https://openalex.org/P4310320547"],"host_organization_lineage_names":["Taylor & Francis"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Cybernetics and Systems","raw_type":"journal-article"},{"id":"pmh:oai:tkuir.lib.tku.edu.tw:987654321/50573","is_oa":false,"landing_page_url":"https://tkuir.lib.tku.edu.tw/dspace/handle/987654321/50573","pdf_url":null,"source":{"id":"https://openalex.org/S4406922698","display_name":"Tamkang University Institutional Repository (TKUIR)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":null,"raw_type":"Journal Article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":22,"referenced_works":["https://openalex.org/W1590718460","https://openalex.org/W1982401567","https://openalex.org/W2023935550","https://openalex.org/W2028980202","https://openalex.org/W2046739349","https://openalex.org/W2098235952","https://openalex.org/W2100940596","https://openalex.org/W2101750763","https://openalex.org/W2117113359","https://openalex.org/W2141634515","https://openalex.org/W2143966014","https://openalex.org/W2144696721","https://openalex.org/W2146291799","https://openalex.org/W2157577402","https://openalex.org/W2160025844","https://openalex.org/W2162805417","https://openalex.org/W2164759297","https://openalex.org/W2166843422","https://openalex.org/W2167346087","https://openalex.org/W2303069077","https://openalex.org/W4205353506","https://openalex.org/W4285719527"],"related_works":["https://openalex.org/W3004362061","https://openalex.org/W2364622490","https://openalex.org/W2383986884","https://openalex.org/W2356141508","https://openalex.org/W4297665406","https://openalex.org/W1735031787","https://openalex.org/W2749962643","https://openalex.org/W2042515040","https://openalex.org/W1977905716","https://openalex.org/W2162357036"],"abstract_inverted_index":{"In":[0],"this":[1],"article,":[2],"a":[3,9,14,24,29,38,69,95,99,104],"design":[4,72,120,145],"and":[5,98,140],"implementation":[6],"methodology":[7],"of":[8,46,58,143],"GA-based":[10,61],"fuzzy":[11,41,65,70,86,122],"system":[12,51,66,71,87,123],"on":[13,28,90,126],"Field":[15],"Programmable":[16],"Gate":[17],"Array":[18],"(FPGA)":[19],"chip":[20,93],"is":[21,33,81,108],"proposed.":[22],"First,":[23],"self-generating":[25],"method":[26,62,73],"based":[27,125],"genetic":[30],"algorithm":[31],"(GA)":[32],"proposed":[34,60,82,128],"to":[35,54,110,118,136],"automatically":[36,111],"construct":[37],"high":[39,100],"performance":[40],"system.":[42],"Some":[43],"simulation":[44],"results":[45,133],"an":[47,91],"inverted":[48],"pendulum":[49],"control":[50],"are":[52,134],"presented":[53,135],"illustrate":[55,137],"the":[56,59,64,85,116,127,138,141,144],"efficiency":[57],"in":[63],"design.":[67],"Then,":[68],"by":[74],"using":[75],"VHSIC":[76],"Hardware":[77],"Description":[78],"Language":[79],"(VHDL)":[80],"so":[83],"that":[84],"hardware":[88,124],"implemented":[89],"FPGA":[92],"has":[94],"great":[96],"flexibility":[97],"process":[101],"speed.":[102],"Moreover,":[103],"friendly-used":[105],"software":[106],"tool":[107],"developed":[109],"generate":[112],"VHDL":[113],"codes":[114],"for":[115],"users":[117],"easily":[119],"their":[121],"methodology.":[129,146],"Finally,":[130],"some":[131],"experimental":[132],"validity":[139],"applicability":[142]},"counts_by_year":[{"year":2020,"cited_by_count":1},{"year":2015,"cited_by_count":1},{"year":2014,"cited_by_count":1},{"year":2013,"cited_by_count":1}],"updated_date":"2026-07-29T09:40:50.615796","created_date":"2016-06-24T00:00:00"}