{"id":"https://openalex.org/W2050164062","doi":"https://doi.org/10.1080/01495730108935273","title":"DESIGN OF A PARALLEL INTERCONNECT BASED ON COMMUNICATION PATTERN CONSIDERATIONS","display_name":"DESIGN OF A PARALLEL INTERCONNECT BASED ON COMMUNICATION PATTERN CONSIDERATIONS","publication_year":2001,"publication_date":"2001-01-01","ids":{"openalex":"https://openalex.org/W2050164062","doi":"https://doi.org/10.1080/01495730108935273","mag":"2050164062"},"language":"en","primary_location":{"id":"doi:10.1080/01495730108935273","is_oa":false,"landing_page_url":"https://doi.org/10.1080/01495730108935273","pdf_url":null,"source":{"id":"https://openalex.org/S85375271","display_name":"International Journal of Parallel Emergent and Distributed Systems","issn_l":"1026-7689","issn":["1026-7689","1029-032X","1063-7192","1744-5760","1744-5779"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310320547","host_organization_name":"Taylor & Francis","host_organization_lineage":["https://openalex.org/P4310320547","https://openalex.org/P4310320449"],"host_organization_lineage_names":["Taylor & Francis","Informa"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Parallel Algorithms and Applications","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5079786056","display_name":"Neeraj Suri","orcid":"https://orcid.org/0000-0003-1688-1167"},"institutions":[{"id":"https://openalex.org/I66862912","display_name":"Chalmers University of Technology","ror":"https://ror.org/040wg7k59","country_code":"SE","type":"education","lineage":["https://openalex.org/I66862912"]}],"countries":["SE"],"is_corresponding":false,"raw_author_name":"NEERAJ SURI","raw_affiliation_strings":["Dept. of Computer Engg., Chalmers University, Goteborg, Sweden","Dept. of Comput. Eng., Chalmers Univ., Goteborg, Sweden"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Dept. of Computer Engg., Chalmers University, Goteborg, Sweden","institution_ids":["https://openalex.org/I66862912"]},{"raw_affiliation_string":"Dept. of Comput. Eng., Chalmers Univ., Goteborg, Sweden","institution_ids":["https://openalex.org/I66862912"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5089135250","display_name":"Avi Mendelson","orcid":"https://orcid.org/0000-0003-4274-6866"},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]},{"id":"https://openalex.org/I4210104622","display_name":"Intel (Israel)","ror":"https://ror.org/027t2s119","country_code":"IL","type":"company","lineage":["https://openalex.org/I1343180700","https://openalex.org/I4210104622"]}],"countries":["IL","US"],"is_corresponding":false,"raw_author_name":"AVI MENDELSON","raw_affiliation_strings":["Microprocessor Research Lab., Intel Corp., Haifa, Israel","[Microprocessor Research Laboratories, Intel Corporation, Haifa, Israel]"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Microprocessor Research Lab., Intel Corp., Haifa, Israel","institution_ids":["https://openalex.org/I4210104622"]},{"raw_affiliation_string":"[Microprocessor Research Laboratories, Intel Corporation, Haifa, Israel]","institution_ids":["https://openalex.org/I1343180700"]}]}],"institutions":[],"countries_distinct_count":3,"institutions_distinct_count":3,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":1,"citation_normalized_percentile":{"value":0.10859491,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":"16","issue":"4","first_page":"243","last_page":"271"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9991000294685364,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7697434425354004},{"id":"https://openalex.org/keywords/interconnection","display_name":"Interconnection","score":0.6415778398513794},{"id":"https://openalex.org/keywords/theoretical-computer-science","display_name":"Theoretical computer science","score":0.5598658919334412},{"id":"https://openalex.org/keywords/very-large-scale-integration","display_name":"Very-large-scale integration","score":0.5557898283004761},{"id":"https://openalex.org/keywords/graph","display_name":"Graph","score":0.4966803193092346},{"id":"https://openalex.org/keywords/set","display_name":"Set (abstract data type)","score":0.4736841022968292},{"id":"https://openalex.org/keywords/distributed-computing","display_name":"Distributed computing","score":0.4722713232040405},{"id":"https://openalex.org/keywords/variety","display_name":"Variety (cybernetics)","score":0.46382537484169006},{"id":"https://openalex.org/keywords/simple","display_name":"Simple (philosophy)","score":0.4459105134010315},{"id":"https://openalex.org/keywords/topology","display_name":"Topology (electrical circuits)","score":0.4058246612548828},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.16575613617897034},{"id":"https://openalex.org/keywords/computer-network","display_name":"Computer network","score":0.12767985463142395},{"id":"https://openalex.org/keywords/artificial-intelligence","display_name":"Artificial intelligence","score":0.1273866891860962},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.11525002121925354},{"id":"https://openalex.org/keywords/programming-language","display_name":"Programming language","score":0.07807314395904541}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7697434425354004},{"id":"https://openalex.org/C123745756","wikidata":"https://www.wikidata.org/wiki/Q1665949","display_name":"Interconnection","level":2,"score":0.6415778398513794},{"id":"https://openalex.org/C80444323","wikidata":"https://www.wikidata.org/wiki/Q2878974","display_name":"Theoretical computer science","level":1,"score":0.5598658919334412},{"id":"https://openalex.org/C14580979","wikidata":"https://www.wikidata.org/wiki/Q876049","display_name":"Very-large-scale integration","level":2,"score":0.5557898283004761},{"id":"https://openalex.org/C132525143","wikidata":"https://www.wikidata.org/wiki/Q141488","display_name":"Graph","level":2,"score":0.4966803193092346},{"id":"https://openalex.org/C177264268","wikidata":"https://www.wikidata.org/wiki/Q1514741","display_name":"Set (abstract data type)","level":2,"score":0.4736841022968292},{"id":"https://openalex.org/C120314980","wikidata":"https://www.wikidata.org/wiki/Q180634","display_name":"Distributed computing","level":1,"score":0.4722713232040405},{"id":"https://openalex.org/C136197465","wikidata":"https://www.wikidata.org/wiki/Q1729295","display_name":"Variety (cybernetics)","level":2,"score":0.46382537484169006},{"id":"https://openalex.org/C2780586882","wikidata":"https://www.wikidata.org/wiki/Q7520643","display_name":"Simple (philosophy)","level":2,"score":0.4459105134010315},{"id":"https://openalex.org/C184720557","wikidata":"https://www.wikidata.org/wiki/Q7825049","display_name":"Topology (electrical circuits)","level":2,"score":0.4058246612548828},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.16575613617897034},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.12767985463142395},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.1273866891860962},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.11525002121925354},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.07807314395904541},{"id":"https://openalex.org/C111472728","wikidata":"https://www.wikidata.org/wiki/Q9471","display_name":"Epistemology","level":1,"score":0.0},{"id":"https://openalex.org/C114614502","wikidata":"https://www.wikidata.org/wiki/Q76592","display_name":"Combinatorics","level":1,"score":0.0},{"id":"https://openalex.org/C138885662","wikidata":"https://www.wikidata.org/wiki/Q5891","display_name":"Philosophy","level":0,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1080/01495730108935273","is_oa":false,"landing_page_url":"https://doi.org/10.1080/01495730108935273","pdf_url":null,"source":{"id":"https://openalex.org/S85375271","display_name":"International Journal of Parallel Emergent and Distributed Systems","issn_l":"1026-7689","issn":["1026-7689","1029-032X","1063-7192","1744-5760","1744-5779"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310320547","host_organization_name":"Taylor & Francis","host_organization_lineage":["https://openalex.org/P4310320547","https://openalex.org/P4310320449"],"host_organization_lineage_names":["Taylor & Francis","Informa"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Parallel Algorithms and Applications","raw_type":"journal-article"},{"id":"pmh:oai:tubiblio.ulb.tu-darmstadt.de:26425","is_oa":false,"landing_page_url":"http://tubiblio.ulb.tu-darmstadt.de/26425/","pdf_url":null,"source":{"id":"https://openalex.org/S4377196390","display_name":"TUbilio (Technical University of Darmstadt)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I31512782","host_organization_name":"Technische Universit\u00e4t Darmstadt","host_organization_lineage":["https://openalex.org/I31512782"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"","raw_type":"Artikel"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":35,"referenced_works":["https://openalex.org/W1829285233","https://openalex.org/W1972556044","https://openalex.org/W1976284552","https://openalex.org/W1998526101","https://openalex.org/W2001687990","https://openalex.org/W2016598634","https://openalex.org/W2019465613","https://openalex.org/W2022272738","https://openalex.org/W2029282358","https://openalex.org/W2031494708","https://openalex.org/W2044646290","https://openalex.org/W2046805643","https://openalex.org/W2054759279","https://openalex.org/W2069873651","https://openalex.org/W2073491596","https://openalex.org/W2081656102","https://openalex.org/W2096030487","https://openalex.org/W2102542176","https://openalex.org/W2104670209","https://openalex.org/W2118708456","https://openalex.org/W2148811605","https://openalex.org/W2155359935","https://openalex.org/W2162618057","https://openalex.org/W2169740465","https://openalex.org/W2176675885","https://openalex.org/W2295369300","https://openalex.org/W2314245454","https://openalex.org/W2484624961","https://openalex.org/W2561675875","https://openalex.org/W2588081979","https://openalex.org/W2593531062","https://openalex.org/W2752885492","https://openalex.org/W3137132082","https://openalex.org/W4299343067","https://openalex.org/W7029321148"],"related_works":["https://openalex.org/W2032233321","https://openalex.org/W3121970507","https://openalex.org/W2110028391","https://openalex.org/W54497855","https://openalex.org/W4283025278","https://openalex.org/W217960748","https://openalex.org/W2081032080","https://openalex.org/W2134733504","https://openalex.org/W2144460576","https://openalex.org/W2374241634"],"abstract_inverted_index":{"An":[0],"interconnects":[1],"versatility":[2,161],"is":[3,118],"usually":[4],"described":[5],"by":[6],"its":[7,24,56],"ability":[8],"to":[9,109,157],"support":[10,128],"a":[11,43,48,68,77,93,107],"variety":[12,49],"of":[13,50,55,100,113,123,138,141,153],"algorithmic":[14,30,127,163],"patterns":[15],"based":[16],"on":[17,38,119,131],"the":[18,28,98,101,111,124,136,159],"physical":[19],"or":[20],"logical":[21],"embeddings":[22,35,51],"within":[23],"topology":[25,64],"that":[26],"match":[27],"desired":[29],"patterns.":[31],"However,":[32],"most":[33],"such":[34,61],"are":[36,155],"available":[37],"u":[39],"discrete":[40,84],"basis,":[41],"though":[42],"particular":[44],"algorithm":[45],"may":[46],"require":[47],"during":[52],"different":[53,142],"phases":[54,144],"operation.":[57,95],"To":[58],"provide":[59],"for":[60,126,162],"varying":[62],"embedded":[63],"needs,":[65],"we":[66],"propose":[67],"simple":[69],"and":[70,89,106],"VLSI":[71],"realizable":[72],"interconnect":[73],"structure,":[74],"termed":[75],"as":[76],"Union":[78],"Graph":[79],"(UG),":[80],"which":[81],"combines":[82],"two":[83],"interconnects,":[85],"with":[86],"very":[87],"individual":[88],"distinctive":[90],"capabilities,":[91],"through":[92],"union":[94,99],"We":[96,134],"present":[97],"binary":[102],"deBruijn":[103],"graph":[104,132],"(BDG)":[105],"Torus":[108],"demonstrate":[110,158],"effectiveness":[112],"this":[114],"approach.":[115],"The":[116],"focus":[117],"providing":[120],"practical":[121],"usability":[122],"network":[125],"rather":[129],"than":[130],"properties.":[133],"highlight":[135],"importance":[137],"communication":[139],"aspects":[140],"execution":[143],"in":[145],"designing":[146],"an":[147],"algo-rithmically":[148],"specialized":[149],"interconnect.":[150],"A":[151],"set":[152],"examples":[154],"used":[156],"UG's":[160],"support.":[164]},"counts_by_year":[],"updated_date":"2026-08-15T07:11:24.734988","created_date":"2025-10-10T00:00:00"}