{"id":"https://openalex.org/W2018646170","doi":"https://doi.org/10.1080/00207169208804046","title":"An optimal parallel algorithm for sparse matrix bandwidth reduction on a linear array","display_name":"An optimal parallel algorithm for sparse matrix bandwidth reduction on a linear array","publication_year":1992,"publication_date":"1992-01-01","ids":{"openalex":"https://openalex.org/W2018646170","doi":"https://doi.org/10.1080/00207169208804046","mag":"2018646170"},"language":"en","primary_location":{"id":"doi:10.1080/00207169208804046","is_oa":false,"landing_page_url":"https://doi.org/10.1080/00207169208804046","pdf_url":null,"source":{"id":"https://openalex.org/S124867444","display_name":"International Journal of Computer Mathematics","issn_l":"0020-7160","issn":["0020-7160","1026-7425","1029-0265"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310320547","host_organization_name":"Taylor & Francis","host_organization_lineage":["https://openalex.org/P4310320547"],"host_organization_lineage_names":["Taylor & Francis"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"International Journal of Computer Mathematics","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":null,"display_name":"I. Devi Prasad","orcid":null},"institutions":[{"id":"https://openalex.org/I59270414","display_name":"Indian Institute of Science Bangalore","ror":"https://ror.org/04dese585","country_code":"IN","type":"education","lineage":["https://openalex.org/I59270414"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"I. Devi Prasad","raw_affiliation_strings":["Department of Electrical Engineering , Indian Institute of Science , Bangalore, 560012, India"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering , Indian Institute of Science , Bangalore, 560012, India","institution_ids":["https://openalex.org/I59270414"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5109773836","display_name":"L.M. Patnaik","orcid":"https://orcid.org/0009-0003-0692-8184"},"institutions":[{"id":"https://openalex.org/I59270414","display_name":"Indian Institute of Science Bangalore","ror":"https://ror.org/04dese585","country_code":"IN","type":"education","lineage":["https://openalex.org/I59270414"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"L.M. Patnaik","raw_affiliation_strings":["Microprocessor and Applications Laboratory , Indian Institute of Science , Bangalore, 560012, India"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Microprocessor and Applications Laboratory , Indian Institute of Science , Bangalore, 560012, India","institution_ids":["https://openalex.org/I59270414"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5058306629","display_name":"I.S.N. Murthy","orcid":null},"institutions":[{"id":"https://openalex.org/I59270414","display_name":"Indian Institute of Science Bangalore","ror":"https://ror.org/04dese585","country_code":"IN","type":"education","lineage":["https://openalex.org/I59270414"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"I.S.N. Murthy","raw_affiliation_strings":["Department of Electrical Engineering , Indian Institute of Science , Bangalore, 560012, India"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering , Indian Institute of Science , Bangalore, 560012, India","institution_ids":["https://openalex.org/I59270414"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.62242788,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":"42","issue":"1-2","first_page":"7","last_page":"20"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11946","display_name":"Antenna Design and Optimization","score":0.9850999712944031,"subfield":{"id":"https://openalex.org/subfields/2202","display_name":"Aerospace Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11946","display_name":"Antenna Design and Optimization","score":0.9850999712944031,"subfield":{"id":"https://openalex.org/subfields/2202","display_name":"Aerospace Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10792","display_name":"Matrix Theory and Algorithms","score":0.9751999974250793,"subfield":{"id":"https://openalex.org/subfields/1703","display_name":"Computational Theory and Mathematics"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9703999757766724,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/reduction","display_name":"Reduction (mathematics)","score":0.6081680059432983},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.607921838760376},{"id":"https://openalex.org/keywords/simd","display_name":"SIMD","score":0.5321466326713562},{"id":"https://openalex.org/keywords/sparse-matrix","display_name":"Sparse matrix","score":0.5039424300193787},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5013909339904785},{"id":"https://openalex.org/keywords/matrix","display_name":"Matrix (chemical analysis)","score":0.4952045977115631},{"id":"https://openalex.org/keywords/interconnectivity","display_name":"Interconnectivity","score":0.4915405213832855},{"id":"https://openalex.org/keywords/parallel-algorithm","display_name":"Parallel algorithm","score":0.4805331826210022},{"id":"https://openalex.org/keywords/processor-array","display_name":"Processor array","score":0.47140076756477356},{"id":"https://openalex.org/keywords/bandwidth","display_name":"Bandwidth (computing)","score":0.4704628884792328},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.4586738049983978},{"id":"https://openalex.org/keywords/systolic-array","display_name":"Systolic array","score":0.4585336148738861},{"id":"https://openalex.org/keywords/column","display_name":"Column (typography)","score":0.4365352392196655},{"id":"https://openalex.org/keywords/row-and-column-spaces","display_name":"Row and column spaces","score":0.42261749505996704},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.4156743884086609},{"id":"https://openalex.org/keywords/row","display_name":"Row","score":0.2054867148399353},{"id":"https://openalex.org/keywords/very-large-scale-integration","display_name":"Very-large-scale integration","score":0.1615663468837738}],"concepts":[{"id":"https://openalex.org/C111335779","wikidata":"https://www.wikidata.org/wiki/Q3454686","display_name":"Reduction (mathematics)","level":2,"score":0.6081680059432983},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.607921838760376},{"id":"https://openalex.org/C150552126","wikidata":"https://www.wikidata.org/wiki/Q339387","display_name":"SIMD","level":2,"score":0.5321466326713562},{"id":"https://openalex.org/C56372850","wikidata":"https://www.wikidata.org/wiki/Q1050404","display_name":"Sparse matrix","level":3,"score":0.5039424300193787},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5013909339904785},{"id":"https://openalex.org/C106487976","wikidata":"https://www.wikidata.org/wiki/Q685816","display_name":"Matrix (chemical analysis)","level":2,"score":0.4952045977115631},{"id":"https://openalex.org/C25516864","wikidata":"https://www.wikidata.org/wiki/Q1665949","display_name":"Interconnectivity","level":2,"score":0.4915405213832855},{"id":"https://openalex.org/C120373497","wikidata":"https://www.wikidata.org/wiki/Q1087987","display_name":"Parallel algorithm","level":2,"score":0.4805331826210022},{"id":"https://openalex.org/C2776189500","wikidata":"https://www.wikidata.org/wiki/Q205663","display_name":"Processor array","level":2,"score":0.47140076756477356},{"id":"https://openalex.org/C2776257435","wikidata":"https://www.wikidata.org/wiki/Q1576430","display_name":"Bandwidth (computing)","level":2,"score":0.4704628884792328},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.4586738049983978},{"id":"https://openalex.org/C150741067","wikidata":"https://www.wikidata.org/wiki/Q2377218","display_name":"Systolic array","level":3,"score":0.4585336148738861},{"id":"https://openalex.org/C2780551164","wikidata":"https://www.wikidata.org/wiki/Q2306599","display_name":"Column (typography)","level":3,"score":0.4365352392196655},{"id":"https://openalex.org/C104140500","wikidata":"https://www.wikidata.org/wiki/Q2088159","display_name":"Row and column spaces","level":3,"score":0.42261749505996704},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.4156743884086609},{"id":"https://openalex.org/C135598885","wikidata":"https://www.wikidata.org/wiki/Q1366302","display_name":"Row","level":2,"score":0.2054867148399353},{"id":"https://openalex.org/C14580979","wikidata":"https://www.wikidata.org/wiki/Q876049","display_name":"Very-large-scale integration","level":2,"score":0.1615663468837738},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.0},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.0},{"id":"https://openalex.org/C2524010","wikidata":"https://www.wikidata.org/wiki/Q8087","display_name":"Geometry","level":1,"score":0.0},{"id":"https://openalex.org/C77088390","wikidata":"https://www.wikidata.org/wiki/Q8513","display_name":"Database","level":1,"score":0.0},{"id":"https://openalex.org/C159985019","wikidata":"https://www.wikidata.org/wiki/Q181790","display_name":"Composite material","level":1,"score":0.0},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.0},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.0},{"id":"https://openalex.org/C126042441","wikidata":"https://www.wikidata.org/wiki/Q1324888","display_name":"Frame (networking)","level":2,"score":0.0},{"id":"https://openalex.org/C192562407","wikidata":"https://www.wikidata.org/wiki/Q228736","display_name":"Materials science","level":0,"score":0.0},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0},{"id":"https://openalex.org/C163716315","wikidata":"https://www.wikidata.org/wiki/Q901177","display_name":"Gaussian","level":2,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1080/00207169208804046","is_oa":false,"landing_page_url":"https://doi.org/10.1080/00207169208804046","pdf_url":null,"source":{"id":"https://openalex.org/S124867444","display_name":"International Journal of Computer Mathematics","issn_l":"0020-7160","issn":["0020-7160","1026-7425","1029-0265"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310320547","host_organization_name":"Taylor & Francis","host_organization_lineage":["https://openalex.org/P4310320547"],"host_organization_lineage_names":["Taylor & Francis"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"International Journal of Computer Mathematics","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":4,"referenced_works":["https://openalex.org/W1608950955","https://openalex.org/W1999742704","https://openalex.org/W2095243169","https://openalex.org/W2433940709"],"related_works":["https://openalex.org/W3144399550","https://openalex.org/W4296913694","https://openalex.org/W196565075","https://openalex.org/W2165326264","https://openalex.org/W1489640024","https://openalex.org/W2124671412","https://openalex.org/W2096870795","https://openalex.org/W2149363951","https://openalex.org/W2041540577","https://openalex.org/W4221072574"],"abstract_inverted_index":{"A":[0],"simple":[1],"and":[2,19,47,57,80,109],"efficient":[3],"algorithm":[4,37,71,94,104],"for":[5],"the":[6,25,30,36,41,48,52,58,70,74,84,92,99,103,110],"bandwidth":[7],"reduction":[8],"of":[9,29,35,51,60,69,86,91,102],"sparse":[10],"symmetric":[11],"matrices":[12],"is":[13,20,38,64,77,81,95],"proposed.":[14],"It":[15],"involves":[16],"column-row":[17],"permutations":[18],"well-suited":[21],"to":[22],"map":[23],"onto":[24,73],"linear":[26,53,75,111],"array":[27,54,76],"topology":[28],"SIMD":[31],"architectures.":[32],"The":[33,45,66,89],"efficiency":[34],"compared":[39],"with":[40,83],"other":[42],"existing":[43],"algorithms.":[44],"interconnectivity":[46],"memory":[49],"requirement":[50],"are":[55],"discussed":[56],"complexity":[59],"its":[61],"layout":[62],"area":[63],"derived.":[65],"parallel":[67,93],"version":[68],"mapped":[72],"then":[78],"introduced":[79],"explained":[82],"help":[85],"an":[87],"example.":[88],"optimality":[90],"proved":[96],"by":[97],"deriving":[98],"time":[100],"complexities":[101],"on":[105],"a":[106],"single":[107],"processor":[108],"array.":[112]},"counts_by_year":[],"updated_date":"2026-06-11T09:08:48.828518","created_date":"2025-10-10T00:00:00"}