{"id":"https://openalex.org/W1979037580","doi":"https://doi.org/10.1049/iet-cdt:20080009","title":"High-level estimation methodology for designing the instruction cache memory of programmable embedded platforms","display_name":"High-level estimation methodology for designing the instruction cache memory of programmable embedded platforms","publication_year":2009,"publication_date":"2009-03-02","ids":{"openalex":"https://openalex.org/W1979037580","doi":"https://doi.org/10.1049/iet-cdt:20080009","mag":"1979037580"},"language":"en","primary_location":{"id":"doi:10.1049/iet-cdt:20080009","is_oa":false,"landing_page_url":"https://doi.org/10.1049/iet-cdt:20080009","pdf_url":null,"source":{"id":"https://openalex.org/S28293273","display_name":"IET Computers & Digital Techniques","issn_l":"1751-8601","issn":["1751-8601","1751-861X"],"is_oa":false,"is_in_doaj":true,"is_core":true,"host_organization":"https://openalex.org/P4310311714","host_organization_name":"Institution of Engineering and Technology","host_organization_lineage":["https://openalex.org/P4310311714"],"host_organization_lineage_names":["Institution of Engineering and Technology"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IET Computers & Digital Techniques","raw_type":"journal-article"},"type":"article","indexed_in":["crossref","doaj"],"open_access":{"is_oa":true,"oa_status":"green","oa_url":"http://doi.org/10.1049/iet-cdt:20080009","any_repository_has_fulltext":true},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5063410133","display_name":"N. Kroupis","orcid":null},"institutions":[{"id":"https://openalex.org/I147962203","display_name":"Democritus University of Thrace","ror":"https://ror.org/03bfqnx40","country_code":"GR","type":"education","lineage":["https://openalex.org/I147962203"]}],"countries":["GR"],"is_corresponding":true,"raw_author_name":"N. Kroupis","raw_affiliation_strings":["Department of Electrical and Computer Engineering, Democritus University of Thrace, Xanthi, 67 100, Greece","Department of Electrical and Computer Engineering, Democritus University of Thrace, 67 100 Xanthi, Greece E-mail: nkroup@ee.duth.gr"],"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, Democritus University of Thrace, Xanthi, 67 100, Greece","institution_ids":["https://openalex.org/I147962203"]},{"raw_affiliation_string":"Department of Electrical and Computer Engineering, Democritus University of Thrace, 67 100 Xanthi, Greece E-mail: nkroup@ee.duth.gr","institution_ids":["https://openalex.org/I147962203"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5043131021","display_name":"Dimitrios Soudris","orcid":"https://orcid.org/0000-0002-6930-6847"},"institutions":[{"id":"https://openalex.org/I174458059","display_name":"National Technical University of Athens","ror":"https://ror.org/03cx6bg69","country_code":"GR","type":"education","lineage":["https://openalex.org/I174458059"]}],"countries":["GR"],"is_corresponding":false,"raw_author_name":"D. Soudris","raw_affiliation_strings":["School of Electrical and Computer Engineering, National Technical University of Athens, 9 Heroon Polytechneiou, Zographou Campus, Athens, 157 80, Greece","School of Electrical and Computer Engineering, National Technical University of Athens, 9 Heroon Polytechneiou, Zographou Campus, 157 80 Athens, Greece E-mail: nkroup@ee.duth.gr"],"affiliations":[{"raw_affiliation_string":"School of Electrical and Computer Engineering, National Technical University of Athens, 9 Heroon Polytechneiou, Zographou Campus, Athens, 157 80, Greece","institution_ids":["https://openalex.org/I174458059"]},{"raw_affiliation_string":"School of Electrical and Computer Engineering, National Technical University of Athens, 9 Heroon Polytechneiou, Zographou Campus, 157 80 Athens, Greece E-mail: nkroup@ee.duth.gr","institution_ids":["https://openalex.org/I174458059"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":["https://openalex.org/A5063410133"],"corresponding_institution_ids":["https://openalex.org/I147962203"],"apc_list":{"value":2000,"currency":"EUR","value_usd":2200},"apc_paid":null,"fwci":0.5425,"has_fulltext":false,"cited_by_count":2,"citation_normalized_percentile":{"value":0.66130268,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":"3","issue":"2","first_page":"205","last_page":"221"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9984999895095825,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8438948392868042},{"id":"https://openalex.org/keywords/cache","display_name":"Cache","score":0.7242368459701538},{"id":"https://openalex.org/keywords/digital-signal-processing","display_name":"Digital signal processing","score":0.6154641509056091},{"id":"https://openalex.org/keywords/code","display_name":"Code (set theory)","score":0.48639777302742004},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.46791794896125793},{"id":"https://openalex.org/keywords/digital-signal-processor","display_name":"Digital signal processor","score":0.45598864555358887},{"id":"https://openalex.org/keywords/cpu-cache","display_name":"CPU cache","score":0.4435881972312927},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.43834349513053894},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.3894873559474945},{"id":"https://openalex.org/keywords/computer-engineering","display_name":"Computer engineering","score":0.36445632576942444},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.28384828567504883},{"id":"https://openalex.org/keywords/programming-language","display_name":"Programming language","score":0.10394281148910522},{"id":"https://openalex.org/keywords/set","display_name":"Set (abstract data type)","score":0.08617335557937622}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8438948392868042},{"id":"https://openalex.org/C115537543","wikidata":"https://www.wikidata.org/wiki/Q165596","display_name":"Cache","level":2,"score":0.7242368459701538},{"id":"https://openalex.org/C84462506","wikidata":"https://www.wikidata.org/wiki/Q173142","display_name":"Digital signal processing","level":2,"score":0.6154641509056091},{"id":"https://openalex.org/C2776760102","wikidata":"https://www.wikidata.org/wiki/Q5139990","display_name":"Code (set theory)","level":3,"score":0.48639777302742004},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.46791794896125793},{"id":"https://openalex.org/C161611012","wikidata":"https://www.wikidata.org/wiki/Q106370","display_name":"Digital signal processor","level":3,"score":0.45598864555358887},{"id":"https://openalex.org/C189783530","wikidata":"https://www.wikidata.org/wiki/Q352090","display_name":"CPU cache","level":3,"score":0.4435881972312927},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.43834349513053894},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.3894873559474945},{"id":"https://openalex.org/C113775141","wikidata":"https://www.wikidata.org/wiki/Q428691","display_name":"Computer engineering","level":1,"score":0.36445632576942444},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.28384828567504883},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.10394281148910522},{"id":"https://openalex.org/C177264268","wikidata":"https://www.wikidata.org/wiki/Q1514741","display_name":"Set (abstract data type)","level":2,"score":0.08617335557937622}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1049/iet-cdt:20080009","is_oa":false,"landing_page_url":"https://doi.org/10.1049/iet-cdt:20080009","pdf_url":null,"source":{"id":"https://openalex.org/S28293273","display_name":"IET Computers & Digital Techniques","issn_l":"1751-8601","issn":["1751-8601","1751-861X"],"is_oa":false,"is_in_doaj":true,"is_core":true,"host_organization":"https://openalex.org/P4310311714","host_organization_name":"Institution of Engineering and Technology","host_organization_lineage":["https://openalex.org/P4310311714"],"host_organization_lineage_names":["Institution of Engineering and Technology"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IET Computers & Digital Techniques","raw_type":"journal-article"},{"id":"pmh:oai:dspace.lib.ntua.gr:123456789/19650","is_oa":true,"landing_page_url":"http://doi.org/10.1049/iet-cdt:20080009","pdf_url":null,"source":{"id":"https://openalex.org/S4377196837","display_name":"DSpace - NTUA (National Technical University of Athens)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I174458059","host_organization_name":"National Technical University of Athens","host_organization_lineage":["https://openalex.org/I174458059"],"host_organization_lineage_names":[],"type":"repository"},"license":"other-oa","license_id":"https://openalex.org/licenses/other-oa","version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"IET Computers and Digital Techniques","raw_type":"info:eu-repo/semantics/article"}],"best_oa_location":{"id":"pmh:oai:dspace.lib.ntua.gr:123456789/19650","is_oa":true,"landing_page_url":"http://doi.org/10.1049/iet-cdt:20080009","pdf_url":null,"source":{"id":"https://openalex.org/S4377196837","display_name":"DSpace - NTUA (National Technical University of Athens)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I174458059","host_organization_name":"National Technical University of Athens","host_organization_lineage":["https://openalex.org/I174458059"],"host_organization_lineage_names":[],"type":"repository"},"license":"other-oa","license_id":"https://openalex.org/licenses/other-oa","version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"IET Computers and Digital Techniques","raw_type":"info:eu-repo/semantics/article"},"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":31,"referenced_works":["https://openalex.org/W115216132","https://openalex.org/W1527426340","https://openalex.org/W1559283829","https://openalex.org/W1576703464","https://openalex.org/W1766888123","https://openalex.org/W1972143438","https://openalex.org/W1995119232","https://openalex.org/W2001431544","https://openalex.org/W2015937460","https://openalex.org/W2031487553","https://openalex.org/W2089731760","https://openalex.org/W2099249262","https://openalex.org/W2101791918","https://openalex.org/W2104225326","https://openalex.org/W2112096947","https://openalex.org/W2115581864","https://openalex.org/W2137583141","https://openalex.org/W2138362897","https://openalex.org/W2140564575","https://openalex.org/W2140808157","https://openalex.org/W2143632005","https://openalex.org/W2147360360","https://openalex.org/W2159316256","https://openalex.org/W2160946197","https://openalex.org/W2162722068","https://openalex.org/W2171075446","https://openalex.org/W4231971748","https://openalex.org/W4239825352","https://openalex.org/W4240785738","https://openalex.org/W4251677845","https://openalex.org/W6637883433"],"related_works":["https://openalex.org/W1556297113","https://openalex.org/W2572037897","https://openalex.org/W4239668215","https://openalex.org/W2077289773","https://openalex.org/W2352569066","https://openalex.org/W2532375706","https://openalex.org/W2379636925","https://openalex.org/W2390600871","https://openalex.org/W1927072911","https://openalex.org/W2331195828"],"abstract_inverted_index":{"Considering":[0],"the":[1,5,12,53,67,73,89,101,109,115,127,134,157,166,170,176,185,201,210,213,218,222,234,245],"time-to-market":[2],"restrictions":[3],"and":[4,63,72,136,163,217],"increased":[6],"computational":[7],"complexity":[8],"of":[9,15,55,66,69,78,97,133,146,156,169,200,215,221,242],"modern":[10],"applications,":[11],"efficient":[13],"design":[14,29,91],"data":[16,79,194],"intensive":[17,80,195],"digital":[18],"signal":[19],"processing":[20],"(DSP)":[21],"applications":[22,81,196],"is":[23,40,52,104,123,238],"a":[24,41,56,84,105,153,160,179],"challenging":[25],"problem.":[26],"A":[27],"typical":[28],"exploration":[30],"procedure,":[31,178],"which":[32,60,183],"uses":[33,164],"simulation-based":[34,247],"tools":[35],"for":[36,46],"various":[37],"cache":[38,75,224],"parameters,":[39],"rather":[42],"time-consuming":[43],"task,":[44],"even":[45],"low-complexity":[47],"applications.":[48],"The":[49,93,148],"main":[50],"goal":[51],"introduction":[54],"novel":[57,180],"estimation":[58,177],"methodology,":[59,187],"provides":[61],"fast":[62],"accurate":[64],"estimates":[65],"number":[68,214],"executed":[70],"instructions":[71,216],"instruction":[74,223],"miss":[76,219],"rate":[77,220],"implemented":[82],"on":[83],"programmable":[85],"embedded":[86,117,172],"platform,":[87],"during":[88],"early":[90],"phases.":[92],"proposed":[94,149,186,211],"methodology":[95,150,212],"consists":[96],"three":[98],"stages,":[99],"where":[100],"first":[102],"one":[103],"platform-independent":[106],"stage,":[107],"whereas":[108],"remaining":[110],"two":[111],"use":[112],"information":[113,122],"from":[114,125,197],"chosen":[116],"platform.":[118],"In":[119],"particular,":[120],"specific":[121],"extracted":[124],"both":[126],"high-level":[128],"code":[129,168],"description":[130],"(C":[131],"code)":[132],"application":[135,158],"its":[137],"corresponding":[138],"assembly":[139,167],"code,":[140],"without":[141],"carrying":[142],"out":[143],"any":[144],"kind":[145],"simulation.":[147],"requires":[151],"only":[152,165],"single":[154],"execution":[155],"in":[159],"general-purpose":[161],"processor":[162],"targeted":[171],"processor.":[173],"To":[174],"accelerate":[175],"software":[181],"tool,":[182],"implements":[184],"has":[188,205],"been":[189,206],"developed.":[190],"Using":[191],"nine":[192],"real-life":[193],"different":[198],"domains":[199],"DSP":[202],"field,":[203],"it":[204],"proved":[207],"that":[208],"with":[209,228],"can":[225],"be":[226],"estimated":[227],"very":[229],"high":[230],"accuracy":[231],"(>90%).":[232],"Furthermore,":[233],"required":[235],"time":[236],"cost":[237],"much":[239],"smaller":[240],"(orders":[241],"magnitude)":[243],"than":[244],"existing":[246],"approaches.":[248]},"counts_by_year":[],"updated_date":"2026-03-20T23:20:44.827607","created_date":"2025-10-10T00:00:00"}