{"id":"https://openalex.org/W2102508656","doi":"https://doi.org/10.1049/iet-cdt:20080005","title":"HMP-ASIPs: heterogeneous multi-pipeline application-specific instruction-set processors","display_name":"HMP-ASIPs: heterogeneous multi-pipeline application-specific instruction-set processors","publication_year":2008,"publication_date":"2008-12-22","ids":{"openalex":"https://openalex.org/W2102508656","doi":"https://doi.org/10.1049/iet-cdt:20080005","mag":"2102508656"},"language":"en","primary_location":{"id":"doi:10.1049/iet-cdt:20080005","is_oa":false,"landing_page_url":"https://doi.org/10.1049/iet-cdt:20080005","pdf_url":null,"source":{"id":"https://openalex.org/S28293273","display_name":"IET Computers & Digital Techniques","issn_l":"1751-8601","issn":["1751-8601","1751-861X"],"is_oa":false,"is_in_doaj":true,"is_core":true,"host_organization":"https://openalex.org/P4310311714","host_organization_name":"Institution of Engineering and Technology","host_organization_lineage":["https://openalex.org/P4310311714"],"host_organization_lineage_names":["Institution of Engineering and Technology"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IET Computers & Digital Techniques","raw_type":"journal-article"},"type":"article","indexed_in":["crossref","doaj"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5038786982","display_name":"S. Radhakrishnan","orcid":null},"institutions":[{"id":"https://openalex.org/I31746571","display_name":"UNSW Sydney","ror":"https://ror.org/03r8z3t63","country_code":"AU","type":"education","lineage":["https://openalex.org/I31746571"]}],"countries":["AU"],"is_corresponding":false,"raw_author_name":"S. Radhakrishnan","raw_affiliation_strings":["School of Computer Science and Engineering, University of New South Wales, Sydney, Australia"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"School of Computer Science and Engineering, University of New South Wales, Sydney, Australia","institution_ids":["https://openalex.org/I31746571"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5023177983","display_name":"Hui Guo","orcid":"https://orcid.org/0000-0002-7874-7273"},"institutions":[{"id":"https://openalex.org/I31746571","display_name":"UNSW Sydney","ror":"https://ror.org/03r8z3t63","country_code":"AU","type":"education","lineage":["https://openalex.org/I31746571"]}],"countries":["AU"],"is_corresponding":false,"raw_author_name":"H. Guo","raw_affiliation_strings":["School of Computer Science and Engineering, University of New South Wales, Sydney, Australia"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"School of Computer Science and Engineering, University of New South Wales, Sydney, Australia","institution_ids":["https://openalex.org/I31746571"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5030042327","display_name":"Sri Parameswaran","orcid":"https://orcid.org/0000-0003-0435-9080"},"institutions":[{"id":"https://openalex.org/I31746571","display_name":"UNSW Sydney","ror":"https://ror.org/03r8z3t63","country_code":"AU","type":"education","lineage":["https://openalex.org/I31746571"]}],"countries":["AU"],"is_corresponding":false,"raw_author_name":"S. Parameswaran","raw_affiliation_strings":["School of Computer Science and Engineering, University of New South Wales, Sydney, Australia"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"School of Computer Science and Engineering, University of New South Wales, Sydney, Australia","institution_ids":["https://openalex.org/I31746571"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5079126989","display_name":"Aleksandar Ignjatovi\u0107","orcid":"https://orcid.org/0000-0001-7427-4934"},"institutions":[{"id":"https://openalex.org/I31746571","display_name":"UNSW Sydney","ror":"https://ror.org/03r8z3t63","country_code":"AU","type":"education","lineage":["https://openalex.org/I31746571"]}],"countries":["AU"],"is_corresponding":false,"raw_author_name":"A. Ignjatovic","raw_affiliation_strings":["School of Computer Science and Engineering, University of New South Wales, Sydney, Australia"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"School of Computer Science and Engineering, University of New South Wales, Sydney, Australia","institution_ids":["https://openalex.org/I31746571"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I31746571"],"apc_list":{"value":2200,"currency":"USD","value_usd":2200},"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.09654124,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":"3","issue":"1","first_page":"94","last_page":"108"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/pipeline","display_name":"Pipeline (software)","score":0.8456647396087646},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.824966549873352},{"id":"https://openalex.org/keywords/instruction-set","display_name":"Instruction set","score":0.808025062084198},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.632186770439148},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.552341878414154},{"id":"https://openalex.org/keywords/application-specific-instruction-set-processor","display_name":"Application-specific instruction-set processor","score":0.5479341745376587},{"id":"https://openalex.org/keywords/microarchitecture","display_name":"Microarchitecture","score":0.5330848693847656},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.49939584732055664},{"id":"https://openalex.org/keywords/set","display_name":"Set (abstract data type)","score":0.44530126452445984},{"id":"https://openalex.org/keywords/architecture","display_name":"Architecture","score":0.4403602182865143},{"id":"https://openalex.org/keywords/performance-improvement","display_name":"Performance improvement","score":0.4367426335811615},{"id":"https://openalex.org/keywords/code","display_name":"Code (set theory)","score":0.4336167573928833},{"id":"https://openalex.org/keywords/pipeline-transport","display_name":"Pipeline transport","score":0.41225630044937134},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.12753093242645264},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.09056583046913147},{"id":"https://openalex.org/keywords/programming-language","display_name":"Programming language","score":0.0850982666015625}],"concepts":[{"id":"https://openalex.org/C43521106","wikidata":"https://www.wikidata.org/wiki/Q2165493","display_name":"Pipeline (software)","level":2,"score":0.8456647396087646},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.824966549873352},{"id":"https://openalex.org/C202491316","wikidata":"https://www.wikidata.org/wiki/Q272683","display_name":"Instruction set","level":2,"score":0.808025062084198},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.632186770439148},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.552341878414154},{"id":"https://openalex.org/C201736964","wikidata":"https://www.wikidata.org/wiki/Q621583","display_name":"Application-specific instruction-set processor","level":3,"score":0.5479341745376587},{"id":"https://openalex.org/C107598950","wikidata":"https://www.wikidata.org/wiki/Q259864","display_name":"Microarchitecture","level":2,"score":0.5330848693847656},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.49939584732055664},{"id":"https://openalex.org/C177264268","wikidata":"https://www.wikidata.org/wiki/Q1514741","display_name":"Set (abstract data type)","level":2,"score":0.44530126452445984},{"id":"https://openalex.org/C123657996","wikidata":"https://www.wikidata.org/wiki/Q12271","display_name":"Architecture","level":2,"score":0.4403602182865143},{"id":"https://openalex.org/C2778915421","wikidata":"https://www.wikidata.org/wiki/Q3643177","display_name":"Performance improvement","level":2,"score":0.4367426335811615},{"id":"https://openalex.org/C2776760102","wikidata":"https://www.wikidata.org/wiki/Q5139990","display_name":"Code (set theory)","level":3,"score":0.4336167573928833},{"id":"https://openalex.org/C175309249","wikidata":"https://www.wikidata.org/wiki/Q725864","display_name":"Pipeline transport","level":2,"score":0.41225630044937134},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.12753093242645264},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.09056583046913147},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0850982666015625},{"id":"https://openalex.org/C153349607","wikidata":"https://www.wikidata.org/wiki/Q36649","display_name":"Visual arts","level":1,"score":0.0},{"id":"https://openalex.org/C142362112","wikidata":"https://www.wikidata.org/wiki/Q735","display_name":"Art","level":0,"score":0.0},{"id":"https://openalex.org/C21547014","wikidata":"https://www.wikidata.org/wiki/Q1423657","display_name":"Operations management","level":1,"score":0.0},{"id":"https://openalex.org/C87717796","wikidata":"https://www.wikidata.org/wiki/Q146326","display_name":"Environmental engineering","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1049/iet-cdt:20080005","is_oa":false,"landing_page_url":"https://doi.org/10.1049/iet-cdt:20080005","pdf_url":null,"source":{"id":"https://openalex.org/S28293273","display_name":"IET Computers & Digital Techniques","issn_l":"1751-8601","issn":["1751-8601","1751-861X"],"is_oa":false,"is_in_doaj":true,"is_core":true,"host_organization":"https://openalex.org/P4310311714","host_organization_name":"Institution of Engineering and Technology","host_organization_lineage":["https://openalex.org/P4310311714"],"host_organization_lineage_names":["Institution of Engineering and Technology"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IET Computers & Digital Techniques","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/7","score":0.8299999833106995,"display_name":"Affordable and clean energy"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":11,"referenced_works":["https://openalex.org/W1686420892","https://openalex.org/W1897551170","https://openalex.org/W1969648707","https://openalex.org/W1989435461","https://openalex.org/W2007842093","https://openalex.org/W2045555750","https://openalex.org/W2098363613","https://openalex.org/W2117441776","https://openalex.org/W2123853795","https://openalex.org/W2138149471","https://openalex.org/W2158867373"],"related_works":["https://openalex.org/W2047885859","https://openalex.org/W2036206036","https://openalex.org/W2189543321","https://openalex.org/W2551798393","https://openalex.org/W3002622661","https://openalex.org/W2031976241","https://openalex.org/W2539200741","https://openalex.org/W1980898636","https://openalex.org/W2883183116","https://openalex.org/W1988987900"],"abstract_inverted_index":{"A":[0],"heterogeneous":[1],"multi-pipeline":[2,73],"architecture":[3,18],"to":[4,47],"enable":[5],"high-performance":[6],"application-specific":[7],"instruction-set":[8],"processor":[9],"(ASIP)":[10],"design":[11],"is":[12,19,26,75],"proposed.":[13],"Each":[14],"pipeline":[15,41,91],"in":[16],"this":[17],"extensively":[20],"customised.":[21],"The":[22,60],"program":[23],"instruction-level":[24],"parallelism":[25],"statically":[27],"explored":[28],"during":[29],"compilation.":[30],"Techniques":[31],"such":[32],"as":[33],"forwarding":[34],"network":[35],"reduction,":[36],"instruction":[37],"encoding":[38],"customisation":[39],"and":[40,56,62,98,104],"structure/instruction-set":[42],"tailoring":[43],"are":[44],"all":[45],"used":[46],"achieve":[48],"a":[49,65,89],"high":[50],"performance/area":[51],"ratio,":[52],"low":[53],"power":[54,103],"consumption":[55],"small":[57],"code":[58,105],"size.":[59],"simulations":[61],"experiments":[63],"on":[64],"group":[66],"of":[67,79,95],"benchmarks":[68],"show":[69],"that":[70],"when":[71,86],"the":[72],"ASIP":[74],"employed,":[76],"an":[77],"average":[78],"83%":[80],"performance":[81],"improvement":[82],"can":[83],"be":[84],"achieved":[85],"compared":[87],"with":[88,93],"single":[90],"ASIP,":[92],"overheads":[94],"31%,":[96],"33%":[97],"86%":[99],"for":[100],"area,":[101],"leakage":[102],"size,":[106],"respectively.":[107]},"counts_by_year":[],"updated_date":"2026-07-23T08:03:31.855105","created_date":"2025-10-10T00:00:00"}