{"id":"https://openalex.org/W2079831844","doi":"https://doi.org/10.1049/iet-cdt:20080003","title":"An integer linear programming model for mapping applications on hybrid systems","display_name":"An integer linear programming model for mapping applications on hybrid systems","publication_year":2008,"publication_date":"2008-12-22","ids":{"openalex":"https://openalex.org/W2079831844","doi":"https://doi.org/10.1049/iet-cdt:20080003","mag":"2079831844"},"language":"en","primary_location":{"id":"doi:10.1049/iet-cdt:20080003","is_oa":false,"landing_page_url":"https://doi.org/10.1049/iet-cdt:20080003","pdf_url":null,"source":{"id":"https://openalex.org/S28293273","display_name":"IET Computers & Digital Techniques","issn_l":"1751-8601","issn":["1751-8601","1751-861X"],"is_oa":false,"is_in_doaj":true,"is_core":true,"host_organization":"https://openalex.org/P4310311714","host_organization_name":"Institution of Engineering and Technology","host_organization_lineage":["https://openalex.org/P4310311714"],"host_organization_lineage_names":["Institution of Engineering and Technology"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IET Computers & Digital Techniques","raw_type":"journal-article"},"type":"article","indexed_in":["crossref","doaj"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5006492102","display_name":"Georgios Theodoridis","orcid":"https://orcid.org/0000-0002-2015-108X"},"institutions":[{"id":"https://openalex.org/I21370196","display_name":"Aristotle University of Thessaloniki","ror":"https://ror.org/02j61yw88","country_code":"GR","type":"education","lineage":["https://openalex.org/I21370196"]}],"countries":["GR"],"is_corresponding":false,"raw_author_name":"G. Theodoridis","raw_affiliation_strings":["Physics Department, Section of Electronics and Computers, Aristotle University of Thessaloniki (AUTH), Thessaloniki, Greece","Aristotle University of Thessaloniki"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Physics Department, Section of Electronics and Computers, Aristotle University of Thessaloniki (AUTH), Thessaloniki, Greece","institution_ids":["https://openalex.org/I21370196"]},{"raw_affiliation_string":"Aristotle University of Thessaloniki","institution_ids":["https://openalex.org/I21370196"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5013323598","display_name":"N. Vassiliadis","orcid":null},"institutions":[{"id":"https://openalex.org/I21370196","display_name":"Aristotle University of Thessaloniki","ror":"https://ror.org/02j61yw88","country_code":"GR","type":"education","lineage":["https://openalex.org/I21370196"]}],"countries":["GR"],"is_corresponding":false,"raw_author_name":"N. Vassiliadis","raw_affiliation_strings":["Physics Department, Section of Electronics and Computers, Aristotle University of Thessaloniki (AUTH), Thessaloniki, Greece","Aristotle University of Thessaloniki"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Physics Department, Section of Electronics and Computers, Aristotle University of Thessaloniki (AUTH), Thessaloniki, Greece","institution_ids":["https://openalex.org/I21370196"]},{"raw_affiliation_string":"Aristotle University of Thessaloniki","institution_ids":["https://openalex.org/I21370196"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5023894427","display_name":"S. Nikolaidis","orcid":"https://orcid.org/0000-0002-9794-8062"},"institutions":[{"id":"https://openalex.org/I21370196","display_name":"Aristotle University of Thessaloniki","ror":"https://ror.org/02j61yw88","country_code":"GR","type":"education","lineage":["https://openalex.org/I21370196"]}],"countries":["GR"],"is_corresponding":false,"raw_author_name":"S. Nikolaidis","raw_affiliation_strings":["Physics Department, Section of Electronics and Computers, Aristotle University of Thessaloniki (AUTH), Thessaloniki, Greece","Aristotle University of Thessaloniki"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Physics Department, Section of Electronics and Computers, Aristotle University of Thessaloniki (AUTH), Thessaloniki, Greece","institution_ids":["https://openalex.org/I21370196"]},{"raw_affiliation_string":"Aristotle University of Thessaloniki","institution_ids":["https://openalex.org/I21370196"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I21370196"],"apc_list":{"value":2200,"currency":"USD","value_usd":2200},"apc_paid":null,"fwci":0.5275,"has_fulltext":false,"cited_by_count":13,"citation_normalized_percentile":{"value":0.81648936,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":97},"biblio":{"volume":"3","issue":"1","first_page":"33","last_page":"42"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10933","display_name":"Real-Time Systems Scheduling","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.8039048910140991},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7790805101394653},{"id":"https://openalex.org/keywords/integer-programming","display_name":"Integer programming","score":0.6595642566680908},{"id":"https://openalex.org/keywords/control-reconfiguration","display_name":"Control reconfiguration","score":0.5530284643173218},{"id":"https://openalex.org/keywords/scheduling","display_name":"Scheduling (production processes)","score":0.5440643429756165},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.518210232257843},{"id":"https://openalex.org/keywords/task","display_name":"Task (project management)","score":0.4664214551448822},{"id":"https://openalex.org/keywords/linear-programming","display_name":"Linear programming","score":0.44948822259902954},{"id":"https://openalex.org/keywords/encoder","display_name":"Encoder","score":0.43799275159835815},{"id":"https://openalex.org/keywords/integer","display_name":"Integer (computer science)","score":0.42949923872947693},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.39365315437316895},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.22109782695770264},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.10046333074569702},{"id":"https://openalex.org/keywords/mathematical-optimization","display_name":"Mathematical optimization","score":0.09157237410545349},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.077278733253479},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.07663276791572571}],"concepts":[{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.8039048910140991},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7790805101394653},{"id":"https://openalex.org/C56086750","wikidata":"https://www.wikidata.org/wiki/Q6042592","display_name":"Integer programming","level":2,"score":0.6595642566680908},{"id":"https://openalex.org/C119701452","wikidata":"https://www.wikidata.org/wiki/Q5165881","display_name":"Control reconfiguration","level":2,"score":0.5530284643173218},{"id":"https://openalex.org/C206729178","wikidata":"https://www.wikidata.org/wiki/Q2271896","display_name":"Scheduling (production processes)","level":2,"score":0.5440643429756165},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.518210232257843},{"id":"https://openalex.org/C2780451532","wikidata":"https://www.wikidata.org/wiki/Q759676","display_name":"Task (project management)","level":2,"score":0.4664214551448822},{"id":"https://openalex.org/C41045048","wikidata":"https://www.wikidata.org/wiki/Q202843","display_name":"Linear programming","level":2,"score":0.44948822259902954},{"id":"https://openalex.org/C118505674","wikidata":"https://www.wikidata.org/wiki/Q42586063","display_name":"Encoder","level":2,"score":0.43799275159835815},{"id":"https://openalex.org/C97137487","wikidata":"https://www.wikidata.org/wiki/Q729138","display_name":"Integer (computer science)","level":2,"score":0.42949923872947693},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.39365315437316895},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.22109782695770264},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.10046333074569702},{"id":"https://openalex.org/C126255220","wikidata":"https://www.wikidata.org/wiki/Q141495","display_name":"Mathematical optimization","level":1,"score":0.09157237410545349},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.077278733253479},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.07663276791572571},{"id":"https://openalex.org/C201995342","wikidata":"https://www.wikidata.org/wiki/Q682496","display_name":"Systems engineering","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1049/iet-cdt:20080003","is_oa":false,"landing_page_url":"https://doi.org/10.1049/iet-cdt:20080003","pdf_url":null,"source":{"id":"https://openalex.org/S28293273","display_name":"IET Computers & Digital Techniques","issn_l":"1751-8601","issn":["1751-8601","1751-861X"],"is_oa":false,"is_in_doaj":true,"is_core":true,"host_organization":"https://openalex.org/P4310311714","host_organization_name":"Institution of Engineering and Technology","host_organization_lineage":["https://openalex.org/P4310311714"],"host_organization_lineage_names":["Institution of Engineering and Technology"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IET Computers & Digital Techniques","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":14,"referenced_works":["https://openalex.org/W137599421","https://openalex.org/W1513656191","https://openalex.org/W1559004190","https://openalex.org/W1599129448","https://openalex.org/W1974169079","https://openalex.org/W2022341273","https://openalex.org/W2042269206","https://openalex.org/W2072358147","https://openalex.org/W2079308193","https://openalex.org/W2086861540","https://openalex.org/W2117648684","https://openalex.org/W2128992370","https://openalex.org/W2131065168","https://openalex.org/W4246270699"],"related_works":["https://openalex.org/W2130472321","https://openalex.org/W2365996311","https://openalex.org/W2156641820","https://openalex.org/W2013035321","https://openalex.org/W2377973672","https://openalex.org/W2010434789","https://openalex.org/W2351296563","https://openalex.org/W1966929676","https://openalex.org/W3217667592","https://openalex.org/W2365237642"],"abstract_inverted_index":{"An":[0],"integer":[1],"linear":[2],"programming":[3],"(ILP)":[4],"model":[5,23,206],"for":[6,133,223],"mapping":[7],"applications":[8],"on":[9,49,115,146,172],"HW":[10],"platforms":[11],"that":[12,46,57,68,102,143],"consist":[13],"of":[14,43,72,86,111,140,192,204,211,214],"\u00b5Ps,":[15],"ASICs":[16],"and":[17,27,78,125,137,148,169,218,220],"FPGAs":[18,51,88,104,149],"is":[19,52,76,81,89,96,127,182,207],"proposed.":[20],"The":[21,184],"introduced":[22],"solves":[24],"the":[25,33,38,41,44,50,61,70,73,79,84,87,99,103,108,112,116,130,135,141,173,198,202,205,212,215],"assignment":[26],"scheduling":[28],"problems":[29],"taking":[30],"into":[31,54,152],"consideration":[32],"time":[34,100,110,124,168,221],"required":[35,222],"to":[36,122,159],"reconfigure":[37],"FPGAs.":[39],"Specifically,":[40],"type":[42],"tasks":[45,58,142],"are":[47,64,105,144,150,165,170,177,187],"executed":[48,145],"taken":[53,151],"account,":[55],"so":[56],"which":[59],"perform":[60],"same":[62,174],"function":[63],"scheduled":[65],"consecutively.":[66],"In":[67,154],"way":[69],"number":[71,213],"FPGAs'":[74],"reconfigurations":[75],"reduced":[77],"performance":[80,126],"improved.":[82,128],"Also,":[83,201],"configuration":[85,138],"hidden":[90],"because":[91],"it":[92,95],"happens,":[93],"if":[94],"possible,":[97],"in":[98,167,209],"intervals":[101],"idle.":[106],"Thus,":[107],"execution":[109,163],"task":[113],"mapped":[114],"FPGA":[117],"does":[118],"not":[119],"increase":[120],"due":[121,158],"reconfiguration":[123],"Moreover,":[129],"memory":[131],"requirements":[132],"storing":[134],"program":[136],"codes":[139],"\u00b5Ps":[147],"consideration.":[153],"addition,":[155],"resource":[156,175,180],"conflicts":[157],"tasks/data":[160],"transfers":[161],"whose":[162],"times":[164],"overlapped":[166],"assigned":[171],"(PE/bus)":[176],"addressed.":[178],"Finally,":[179],"sharing":[181],"supported.":[183],"above":[185],"features":[186],"validated":[188],"by":[189],"a":[190,195],"series":[191],"experiments":[193],"including":[194],"real-application":[196],"example,":[197],"M-JPEG":[199],"encoder.":[200],"complexity":[203],"studied":[208],"terms":[210],"generated":[216],"constraints":[217],"variables":[219],"solving":[224],"it.":[225]},"counts_by_year":[{"year":2026,"cited_by_count":1},{"year":2023,"cited_by_count":1},{"year":2022,"cited_by_count":3},{"year":2021,"cited_by_count":1},{"year":2017,"cited_by_count":2},{"year":2016,"cited_by_count":2},{"year":2015,"cited_by_count":1},{"year":2014,"cited_by_count":1}],"updated_date":"2026-07-28T07:46:37.118299","created_date":"2025-10-10T00:00:00"}