{"id":"https://openalex.org/W2047763842","doi":"https://doi.org/10.1049/iet-cdt:20070099","title":"Methodology to derive context adaptable architectures for FPGAs","display_name":"Methodology to derive context adaptable architectures for FPGAs","publication_year":2008,"publication_date":"2008-12-22","ids":{"openalex":"https://openalex.org/W2047763842","doi":"https://doi.org/10.1049/iet-cdt:20070099","mag":"2047763842"},"language":"en","primary_location":{"id":"doi:10.1049/iet-cdt:20070099","is_oa":false,"landing_page_url":"https://doi.org/10.1049/iet-cdt:20070099","pdf_url":null,"source":{"id":"https://openalex.org/S28293273","display_name":"IET Computers & Digital Techniques","issn_l":"1751-8601","issn":["1751-8601","1751-861X"],"is_oa":false,"is_in_doaj":true,"is_core":true,"host_organization":"https://openalex.org/P4310311714","host_organization_name":"Institution of Engineering and Technology","host_organization_lineage":["https://openalex.org/P4310311714"],"host_organization_lineage_names":["Institution of Engineering and Technology"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IET Computers & Digital Techniques","raw_type":"journal-article"},"type":"article","indexed_in":["crossref","doaj"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5025777199","display_name":"Jonathan D. Phillips","orcid":"https://orcid.org/0000-0003-0283-6023"},"institutions":[{"id":"https://openalex.org/I121980950","display_name":"Utah State University","ror":"https://ror.org/00h6set76","country_code":"US","type":"education","lineage":["https://openalex.org/I121980950"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"J. Phillips","raw_affiliation_strings":["Department of Electrical and Computer Engineering, Utah State University, Logan, UT 84321, USA","Utah State University"],"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, Utah State University, Logan, UT 84321, USA","institution_ids":["https://openalex.org/I121980950"]},{"raw_affiliation_string":"Utah State University","institution_ids":["https://openalex.org/I121980950"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5014411006","display_name":"Arvind Sudarsanam","orcid":null},"institutions":[{"id":"https://openalex.org/I121980950","display_name":"Utah State University","ror":"https://ror.org/00h6set76","country_code":"US","type":"education","lineage":["https://openalex.org/I121980950"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"A. Sudarsanam","raw_affiliation_strings":["Department of Electrical and Computer Engineering, Utah State University, Logan, UT 84321, USA","Utah State University"],"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, Utah State University, Logan, UT 84321, USA","institution_ids":["https://openalex.org/I121980950"]},{"raw_affiliation_string":"Utah State University","institution_ids":["https://openalex.org/I121980950"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5020240699","display_name":"H. Samala","orcid":null},"institutions":[{"id":"https://openalex.org/I121980950","display_name":"Utah State University","ror":"https://ror.org/00h6set76","country_code":"US","type":"education","lineage":["https://openalex.org/I121980950"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"H. Samala","raw_affiliation_strings":["Department of Electrical and Computer Engineering, Utah State University, Logan, UT 84321, USA","Utah State University"],"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, Utah State University, Logan, UT 84321, USA","institution_ids":["https://openalex.org/I121980950"]},{"raw_affiliation_string":"Utah State University","institution_ids":["https://openalex.org/I121980950"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5077891120","display_name":"Ramachandra Kallam","orcid":null},"institutions":[{"id":"https://openalex.org/I121980950","display_name":"Utah State University","ror":"https://ror.org/00h6set76","country_code":"US","type":"education","lineage":["https://openalex.org/I121980950"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"R. Kallam","raw_affiliation_strings":["Department of Electrical and Computer Engineering, Utah State University, Logan, UT 84321, USA","Utah State University"],"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, Utah State University, Logan, UT 84321, USA","institution_ids":["https://openalex.org/I121980950"]},{"raw_affiliation_string":"Utah State University","institution_ids":["https://openalex.org/I121980950"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5112794509","display_name":"Jeff Carver","orcid":null},"institutions":[{"id":"https://openalex.org/I121980950","display_name":"Utah State University","ror":"https://ror.org/00h6set76","country_code":"US","type":"education","lineage":["https://openalex.org/I121980950"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"J. Carver","raw_affiliation_strings":["Department of Electrical and Computer Engineering, Utah State University, Logan, UT 84321, USA","Utah State University"],"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, Utah State University, Logan, UT 84321, USA","institution_ids":["https://openalex.org/I121980950"]},{"raw_affiliation_string":"Utah State University","institution_ids":["https://openalex.org/I121980950"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5111931430","display_name":"Aravind Dasu","orcid":null},"institutions":[{"id":"https://openalex.org/I121980950","display_name":"Utah State University","ror":"https://ror.org/00h6set76","country_code":"US","type":"education","lineage":["https://openalex.org/I121980950"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"A. Dasu","raw_affiliation_strings":["Department of Electrical and Computer Engineering, Utah State University, Logan, UT 84321, USA","Utah State University"],"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, Utah State University, Logan, UT 84321, USA","institution_ids":["https://openalex.org/I121980950"]},{"raw_affiliation_string":"Utah State University","institution_ids":["https://openalex.org/I121980950"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":6,"corresponding_author_ids":["https://openalex.org/A5025777199"],"corresponding_institution_ids":["https://openalex.org/I121980950"],"apc_list":{"value":2000,"currency":"EUR","value_usd":2200},"apc_paid":null,"fwci":0.6932,"has_fulltext":false,"cited_by_count":3,"citation_normalized_percentile":{"value":0.74968838,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":93},"biblio":{"volume":"3","issue":"1","first_page":"124","last_page":"141"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9991000294685364,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7974990606307983},{"id":"https://openalex.org/keywords/control-reconfiguration","display_name":"Control reconfiguration","score":0.745749831199646},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.7315868139266968},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.5386009812355042},{"id":"https://openalex.org/keywords/data-flow-diagram","display_name":"Data flow diagram","score":0.5296117067337036},{"id":"https://openalex.org/keywords/context","display_name":"Context (archaeology)","score":0.5235364437103271},{"id":"https://openalex.org/keywords/benchmarking","display_name":"Benchmarking","score":0.5218436121940613},{"id":"https://openalex.org/keywords/data-flow-analysis","display_name":"Data-flow analysis","score":0.49085408449172974},{"id":"https://openalex.org/keywords/control-flow","display_name":"Control flow","score":0.47619903087615967},{"id":"https://openalex.org/keywords/design-flow","display_name":"Design flow","score":0.46668845415115356},{"id":"https://openalex.org/keywords/implementation","display_name":"Implementation","score":0.4328072667121887},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.43191081285476685},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.417502224445343},{"id":"https://openalex.org/keywords/programming-language","display_name":"Programming language","score":0.11643612384796143}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7974990606307983},{"id":"https://openalex.org/C119701452","wikidata":"https://www.wikidata.org/wiki/Q5165881","display_name":"Control reconfiguration","level":2,"score":0.745749831199646},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.7315868139266968},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.5386009812355042},{"id":"https://openalex.org/C489000","wikidata":"https://www.wikidata.org/wiki/Q747385","display_name":"Data flow diagram","level":2,"score":0.5296117067337036},{"id":"https://openalex.org/C2779343474","wikidata":"https://www.wikidata.org/wiki/Q3109175","display_name":"Context (archaeology)","level":2,"score":0.5235364437103271},{"id":"https://openalex.org/C86251818","wikidata":"https://www.wikidata.org/wiki/Q816754","display_name":"Benchmarking","level":2,"score":0.5218436121940613},{"id":"https://openalex.org/C88468194","wikidata":"https://www.wikidata.org/wiki/Q1172416","display_name":"Data-flow analysis","level":3,"score":0.49085408449172974},{"id":"https://openalex.org/C160191386","wikidata":"https://www.wikidata.org/wiki/Q868299","display_name":"Control flow","level":2,"score":0.47619903087615967},{"id":"https://openalex.org/C37135326","wikidata":"https://www.wikidata.org/wiki/Q931942","display_name":"Design flow","level":2,"score":0.46668845415115356},{"id":"https://openalex.org/C26713055","wikidata":"https://www.wikidata.org/wiki/Q245962","display_name":"Implementation","level":2,"score":0.4328072667121887},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.43191081285476685},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.417502224445343},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.11643612384796143},{"id":"https://openalex.org/C162853370","wikidata":"https://www.wikidata.org/wiki/Q39809","display_name":"Marketing","level":1,"score":0.0},{"id":"https://openalex.org/C151730666","wikidata":"https://www.wikidata.org/wiki/Q7205","display_name":"Paleontology","level":1,"score":0.0},{"id":"https://openalex.org/C144133560","wikidata":"https://www.wikidata.org/wiki/Q4830453","display_name":"Business","level":0,"score":0.0},{"id":"https://openalex.org/C77088390","wikidata":"https://www.wikidata.org/wiki/Q8513","display_name":"Database","level":1,"score":0.0},{"id":"https://openalex.org/C86803240","wikidata":"https://www.wikidata.org/wiki/Q420","display_name":"Biology","level":0,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1049/iet-cdt:20070099","is_oa":false,"landing_page_url":"https://doi.org/10.1049/iet-cdt:20070099","pdf_url":null,"source":{"id":"https://openalex.org/S28293273","display_name":"IET Computers & Digital Techniques","issn_l":"1751-8601","issn":["1751-8601","1751-861X"],"is_oa":false,"is_in_doaj":true,"is_core":true,"host_organization":"https://openalex.org/P4310311714","host_organization_name":"Institution of Engineering and Technology","host_organization_lineage":["https://openalex.org/P4310311714"],"host_organization_lineage_names":["Institution of Engineering and Technology"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IET Computers & Digital Techniques","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":11,"referenced_works":["https://openalex.org/W1551696500","https://openalex.org/W1983553168","https://openalex.org/W1984105700","https://openalex.org/W2022341273","https://openalex.org/W2029227733","https://openalex.org/W2093842169","https://openalex.org/W2119176593","https://openalex.org/W2126359798","https://openalex.org/W2148740615","https://openalex.org/W2505236094","https://openalex.org/W6682087946"],"related_works":["https://openalex.org/W1521892965","https://openalex.org/W2016688446","https://openalex.org/W2586089541","https://openalex.org/W1549956274","https://openalex.org/W2151163382","https://openalex.org/W2052485000","https://openalex.org/W2052160877","https://openalex.org/W94523631","https://openalex.org/W1969049073","https://openalex.org/W1528221867"],"abstract_inverted_index":{"The":[0,67,150,175],"configurable":[1],"nature":[2],"of":[3,14,46,52,76,130,143,168,181,208],"field-programmable":[4],"gate":[5],"arrays":[6],"(FPGAs)":[7],"has":[8],"allowed":[9],"designers":[10],"to":[11,22,73,161],"take":[12,74],"advantage":[13,75],"various":[15],"data":[16,48,55,83],"flow":[17,49,84,90],"characteristics":[18,125],"in":[19,57,63,88,111,187,198],"application":[20,124],"kernels":[21],"create":[23],"custom":[24,65,116],"architecture":[25,106,117],"implementations,":[26],"by":[27],"optimising":[28],"instruction":[29],"level":[30],"paralleism":[31],"(ILP)":[32],"and":[33,54,100,114,136,140,145,166,195],"pipelining":[34],"at":[35],"the":[36,102,128,163,169,183,196],"register":[37],"transfer":[38],"level.":[39],"However,":[40],"not":[41],"all":[42],"applications":[43,58],"are":[44],"composed":[45],"pure":[47],"kernels.":[50],"Intermingling":[51],"control":[53,89],"flows":[56],"offers":[59],"more":[60],"interesting":[61,113],"challenges":[62],"creating":[64],"architectures.":[66],"authors":[68,151,176],"present":[69,81,152,178],"one":[70],"possible":[71],"way":[72],"correlations":[77],"that":[78],"may":[79,126],"be":[80],"among":[82],"graphs":[85],"(DFGs)":[86],"embedded":[87,120],"graphs.":[91],"In":[92],"certain":[93],"cases,":[94],"where":[95],"there":[96],"is":[97],"sufficient":[98],"correlation":[99],"ILP,":[101],"proposed":[103],"context":[104],"adaptable":[105],"(CAA)":[107],"design":[108],"methodology":[109,171,189],"results":[110],"an":[112,179,202],"useful":[115],"for":[118,204],"such":[119,133],"DFGs.":[121],"Certain":[122],"other":[123,173,192],"demand":[127],"use":[129],"alternative":[131],"methodologies":[132],"as":[134],"partial":[135],"dynamic":[137],"reconfiguration":[138],"(PDR)":[139],"a":[141,153,205],"mixture":[142],"PDR":[144],"common":[146],"sub-graph":[147],"methods":[148],"(PDR-CSG).":[149],"rigorous":[154],"analysis,":[155],"combined":[156],"with":[157,172,191],"some":[158],"benchmarking":[159],"efforts":[160],"showcase":[162],"differences,":[164],"advantages":[165],"disadvantages":[167],"CAA":[170],"methodologies.":[174],"also":[177],"analysis":[180],"how":[182],"core":[184],"underlying":[185],"algorithm":[186],"our":[188],"compares":[190],"published":[193],"algorithms":[194],"differences":[197],"resulting":[199],"designs":[200],"on":[201],"FPGA":[203],"sample":[206],"set":[207],"test":[209],"cases.":[210]},"counts_by_year":[{"year":2021,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}