{"id":"https://openalex.org/W2096372097","doi":"https://doi.org/10.1049/iet-cdt:20070084","title":"Computer-aided crosstalk minimisation design for system-on-chip","display_name":"Computer-aided crosstalk minimisation design for system-on-chip","publication_year":2008,"publication_date":"2008-01-09","ids":{"openalex":"https://openalex.org/W2096372097","doi":"https://doi.org/10.1049/iet-cdt:20070084","mag":"2096372097"},"language":"en","primary_location":{"id":"doi:10.1049/iet-cdt:20070084","is_oa":false,"landing_page_url":"https://doi.org/10.1049/iet-cdt:20070084","pdf_url":null,"source":{"id":"https://openalex.org/S28293273","display_name":"IET Computers & Digital Techniques","issn_l":"1751-8601","issn":["1751-8601","1751-861X"],"is_oa":false,"is_in_doaj":true,"is_core":true,"host_organization":"https://openalex.org/P4310311714","host_organization_name":"Institution of Engineering and Technology","host_organization_lineage":["https://openalex.org/P4310311714"],"host_organization_lineage_names":["Institution of Engineering and Technology"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IET Computers & Digital Techniques","raw_type":"journal-article"},"type":"article","indexed_in":["crossref","doaj"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5055151952","display_name":"Chi\u2010Chou Kao","orcid":"https://orcid.org/0000-0003-3174-9367"},"institutions":[],"countries":[],"is_corresponding":true,"raw_author_name":"C.-C. Kao","raw_affiliation_strings":["Department of Information Technology, National Pingtung Institute of Commerce, Pingtung, Taiwan, Republic of China"],"affiliations":[{"raw_affiliation_string":"Department of Information Technology, National Pingtung Institute of Commerce, Pingtung, Taiwan, Republic of China","institution_ids":[]}]}],"institutions":[],"countries_distinct_count":0,"institutions_distinct_count":1,"corresponding_author_ids":["https://openalex.org/A5055151952"],"corresponding_institution_ids":[],"apc_list":{"value":2000,"currency":"EUR","value_usd":2200},"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.12127952,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":"2","issue":"1","first_page":"23","last_page":"29"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/crosstalk","display_name":"Crosstalk","score":0.6876787543296814},{"id":"https://openalex.org/keywords/minimisation","display_name":"Minimisation (clinical trials)","score":0.5938349366188049},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.524215579032898},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.5178601741790771},{"id":"https://openalex.org/keywords/chip","display_name":"Chip","score":0.4923950433731079},{"id":"https://openalex.org/keywords/capacitance","display_name":"Capacitance","score":0.4608208239078522},{"id":"https://openalex.org/keywords/system-on-a-chip","display_name":"System on a chip","score":0.4526715576648712},{"id":"https://openalex.org/keywords/very-large-scale-integration","display_name":"Very-large-scale integration","score":0.41132378578186035},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.40014010667800903},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.28432697057724},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.08894383907318115},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.08428555727005005}],"concepts":[{"id":"https://openalex.org/C169822122","wikidata":"https://www.wikidata.org/wiki/Q230187","display_name":"Crosstalk","level":2,"score":0.6876787543296814},{"id":"https://openalex.org/C86941820","wikidata":"https://www.wikidata.org/wiki/Q6865391","display_name":"Minimisation (clinical trials)","level":2,"score":0.5938349366188049},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.524215579032898},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.5178601741790771},{"id":"https://openalex.org/C165005293","wikidata":"https://www.wikidata.org/wiki/Q1074500","display_name":"Chip","level":2,"score":0.4923950433731079},{"id":"https://openalex.org/C30066665","wikidata":"https://www.wikidata.org/wiki/Q164399","display_name":"Capacitance","level":3,"score":0.4608208239078522},{"id":"https://openalex.org/C118021083","wikidata":"https://www.wikidata.org/wiki/Q610398","display_name":"System on a chip","level":2,"score":0.4526715576648712},{"id":"https://openalex.org/C14580979","wikidata":"https://www.wikidata.org/wiki/Q876049","display_name":"Very-large-scale integration","level":2,"score":0.41132378578186035},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.40014010667800903},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.28432697057724},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.08894383907318115},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.08428555727005005},{"id":"https://openalex.org/C17525397","wikidata":"https://www.wikidata.org/wiki/Q176140","display_name":"Electrode","level":2,"score":0.0},{"id":"https://openalex.org/C147789679","wikidata":"https://www.wikidata.org/wiki/Q11372","display_name":"Physical chemistry","level":1,"score":0.0},{"id":"https://openalex.org/C105795698","wikidata":"https://www.wikidata.org/wiki/Q12483","display_name":"Statistics","level":1,"score":0.0},{"id":"https://openalex.org/C185592680","wikidata":"https://www.wikidata.org/wiki/Q2329","display_name":"Chemistry","level":0,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1049/iet-cdt:20070084","is_oa":false,"landing_page_url":"https://doi.org/10.1049/iet-cdt:20070084","pdf_url":null,"source":{"id":"https://openalex.org/S28293273","display_name":"IET Computers & Digital Techniques","issn_l":"1751-8601","issn":["1751-8601","1751-861X"],"is_oa":false,"is_in_doaj":true,"is_core":true,"host_organization":"https://openalex.org/P4310311714","host_organization_name":"Institution of Engineering and Technology","host_organization_lineage":["https://openalex.org/P4310311714"],"host_organization_lineage_names":["Institution of Engineering and Technology"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IET Computers & Digital Techniques","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":32,"referenced_works":["https://openalex.org/W1518039036","https://openalex.org/W1590012787","https://openalex.org/W1987658644","https://openalex.org/W1987980734","https://openalex.org/W1990358709","https://openalex.org/W1998092385","https://openalex.org/W2009629085","https://openalex.org/W2016990965","https://openalex.org/W2027929240","https://openalex.org/W2061311980","https://openalex.org/W2075867689","https://openalex.org/W2076678280","https://openalex.org/W2085495678","https://openalex.org/W2085548605","https://openalex.org/W2098219569","https://openalex.org/W2099825670","https://openalex.org/W2100820851","https://openalex.org/W2120599026","https://openalex.org/W2121235640","https://openalex.org/W2125531773","https://openalex.org/W2131655821","https://openalex.org/W2131962538","https://openalex.org/W2134060062","https://openalex.org/W2136280315","https://openalex.org/W2137208570","https://openalex.org/W2152530860","https://openalex.org/W2153756589","https://openalex.org/W2165072326","https://openalex.org/W2166653093","https://openalex.org/W2914720866","https://openalex.org/W4206097460","https://openalex.org/W4233484382"],"related_works":["https://openalex.org/W2011109452","https://openalex.org/W2058883719","https://openalex.org/W2412912529","https://openalex.org/W4238468613","https://openalex.org/W2051185874","https://openalex.org/W2167472940","https://openalex.org/W4283025278","https://openalex.org/W2622826586","https://openalex.org/W2347585086","https://openalex.org/W4244547561"],"abstract_inverted_index":{"Crosstalk":[0],"caused":[1],"by":[2],"coupling":[3,55],"capacitance":[4],"is":[5,22,41,50,66,81],"a":[6,69],"major":[7],"source":[8],"of":[9,29,91],"load":[10],"and":[11,27,83],"delay":[12],"faults":[13,21],"in":[14],"ultra-deep":[15],"submicron":[16],"system-on-chip":[17],"(SoC).":[18],"Minimising":[19],"such":[20,52],"important":[23],"to":[24,46,87],"the":[25,39,54,61,77,89,92],"performance":[26],"reliability":[28],"SoC":[30,40,79],"designs.":[31],"A":[32,43],"novel":[33],"computer-aided":[34],"crosstalk":[35],"minimisation":[36],"design":[37,75],"for":[38],"presented.":[42],"divide-and-conquer":[44],"method":[45],"rearrange":[47],"wire":[48],"segments":[49],"used":[51],"that":[53],"length":[56],"can":[57],"be":[58],"minimised.":[59],"Next,":[60],"space":[62],"between":[63],"adjacent":[64],"tracks":[65],"adjusted":[67],"using":[68],"quadratic":[70],"programming":[71],"method.":[72,93],"The":[73],"proposed":[74],"on":[76],"AMBA-based":[78],"platform":[80],"implemented":[82],"provided":[84],"experimental":[85],"results":[86],"demonstrate":[88],"effectiveness":[90]},"counts_by_year":[],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}