{"id":"https://openalex.org/W2040662694","doi":"https://doi.org/10.1049/iet-cdt:20070072","title":"Distributed bus arbitration algorithm comparison on FPGA-based MPEG-4 multiprocessor system on chip","display_name":"Distributed bus arbitration algorithm comparison on FPGA-based MPEG-4 multiprocessor system on chip","publication_year":2008,"publication_date":"2008-06-24","ids":{"openalex":"https://openalex.org/W2040662694","doi":"https://doi.org/10.1049/iet-cdt:20070072","mag":"2040662694"},"language":"en","primary_location":{"id":"doi:10.1049/iet-cdt:20070072","is_oa":false,"landing_page_url":"https://doi.org/10.1049/iet-cdt:20070072","pdf_url":null,"source":{"id":"https://openalex.org/S28293273","display_name":"IET Computers & Digital Techniques","issn_l":"1751-8601","issn":["1751-8601","1751-861X"],"is_oa":false,"is_in_doaj":true,"is_core":true,"host_organization":"https://openalex.org/P4310311714","host_organization_name":"Institution of Engineering and Technology","host_organization_lineage":["https://openalex.org/P4310311714"],"host_organization_lineage_names":["Institution of Engineering and Technology"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IET Computers & Digital Techniques","raw_type":"journal-article"},"type":"article","indexed_in":["crossref","doaj"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5033576751","display_name":"Ari Kulmala","orcid":"https://orcid.org/0009-0005-5755-7402"},"institutions":[{"id":"https://openalex.org/I4210133110","display_name":"Tampere University","ror":null,"country_code":"FI","type":null,"lineage":["https://openalex.org/I4210133110"]}],"countries":["FI"],"is_corresponding":false,"raw_author_name":"A. Kulmala","raw_affiliation_strings":["Department Computer Systems, Tampere University of Technology, PO Box 553, Korkeakoulunkatu 1, Tampere, FI-33101, Finland"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department Computer Systems, Tampere University of Technology, PO Box 553, Korkeakoulunkatu 1, Tampere, FI-33101, Finland","institution_ids":["https://openalex.org/I4210133110"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5078390067","display_name":"Erno Salminen","orcid":null},"institutions":[{"id":"https://openalex.org/I4210133110","display_name":"Tampere University","ror":null,"country_code":"FI","type":null,"lineage":["https://openalex.org/I4210133110"]}],"countries":["FI"],"is_corresponding":false,"raw_author_name":"E. Salminen","raw_affiliation_strings":["Department Computer Systems, Tampere University of Technology, PO Box 553, Korkeakoulunkatu 1, Tampere, FI-33101, Finland"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department Computer Systems, Tampere University of Technology, PO Box 553, Korkeakoulunkatu 1, Tampere, FI-33101, Finland","institution_ids":["https://openalex.org/I4210133110"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5102937415","display_name":"Timo D. H\u00e4m\u00e4l\u00e4inen","orcid":"https://orcid.org/0000-0002-7867-0800"},"institutions":[{"id":"https://openalex.org/I4210133110","display_name":"Tampere University","ror":null,"country_code":"FI","type":null,"lineage":["https://openalex.org/I4210133110"]}],"countries":["FI"],"is_corresponding":false,"raw_author_name":"T.D. Ha\u0308ma\u0308la\u0308inen","raw_affiliation_strings":["Department Computer Systems, Tampere University of Technology, PO Box 553, Korkeakoulunkatu 1, Tampere, FI-33101, Finland"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department Computer Systems, Tampere University of Technology, PO Box 553, Korkeakoulunkatu 1, Tampere, FI-33101, Finland","institution_ids":["https://openalex.org/I4210133110"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":{"value":2000,"currency":"EUR","value_usd":2200},"apc_paid":null,"fwci":0.3814,"has_fulltext":false,"cited_by_count":7,"citation_normalized_percentile":{"value":0.6795765,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":96},"biblio":{"volume":"2","issue":"4","first_page":"314","last_page":"325"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9987999796867371,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7469539046287537},{"id":"https://openalex.org/keywords/arbitration","display_name":"Arbitration","score":0.6731817722320557},{"id":"https://openalex.org/keywords/multiprocessing","display_name":"Multiprocessing","score":0.6325685977935791},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.5705320835113525},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.5413453578948975},{"id":"https://openalex.org/keywords/system-on-a-chip","display_name":"System on a chip","score":0.5104683637619019},{"id":"https://openalex.org/keywords/encoder","display_name":"Encoder","score":0.4874034523963928},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.4802020788192749},{"id":"https://openalex.org/keywords/back-side-bus","display_name":"Back-side bus","score":0.4394099712371826},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.43206220865249634},{"id":"https://openalex.org/keywords/system-bus","display_name":"System bus","score":0.3603527545928955},{"id":"https://openalex.org/keywords/local-bus","display_name":"Local bus","score":0.3363114595413208},{"id":"https://openalex.org/keywords/control-bus","display_name":"Control bus","score":0.28350934386253357},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.25952789187431335}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7469539046287537},{"id":"https://openalex.org/C160151201","wikidata":"https://www.wikidata.org/wiki/Q207946","display_name":"Arbitration","level":2,"score":0.6731817722320557},{"id":"https://openalex.org/C4822641","wikidata":"https://www.wikidata.org/wiki/Q846651","display_name":"Multiprocessing","level":2,"score":0.6325685977935791},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.5705320835113525},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.5413453578948975},{"id":"https://openalex.org/C118021083","wikidata":"https://www.wikidata.org/wiki/Q610398","display_name":"System on a chip","level":2,"score":0.5104683637619019},{"id":"https://openalex.org/C118505674","wikidata":"https://www.wikidata.org/wiki/Q42586063","display_name":"Encoder","level":2,"score":0.4874034523963928},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.4802020788192749},{"id":"https://openalex.org/C121013533","wikidata":"https://www.wikidata.org/wiki/Q742323","display_name":"Back-side bus","level":5,"score":0.4394099712371826},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.43206220865249634},{"id":"https://openalex.org/C136321198","wikidata":"https://www.wikidata.org/wiki/Q2377054","display_name":"System bus","level":2,"score":0.3603527545928955},{"id":"https://openalex.org/C202015219","wikidata":"https://www.wikidata.org/wiki/Q6664300","display_name":"Local bus","level":4,"score":0.3363114595413208},{"id":"https://openalex.org/C203315745","wikidata":"https://www.wikidata.org/wiki/Q2235486","display_name":"Control bus","level":3,"score":0.28350934386253357},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.25952789187431335},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0},{"id":"https://openalex.org/C17744445","wikidata":"https://www.wikidata.org/wiki/Q36442","display_name":"Political science","level":0,"score":0.0},{"id":"https://openalex.org/C199539241","wikidata":"https://www.wikidata.org/wiki/Q7748","display_name":"Law","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1049/iet-cdt:20070072","is_oa":false,"landing_page_url":"https://doi.org/10.1049/iet-cdt:20070072","pdf_url":null,"source":{"id":"https://openalex.org/S28293273","display_name":"IET Computers & Digital Techniques","issn_l":"1751-8601","issn":["1751-8601","1751-861X"],"is_oa":false,"is_in_doaj":true,"is_core":true,"host_organization":"https://openalex.org/P4310311714","host_organization_name":"Institution of Engineering and Technology","host_organization_lineage":["https://openalex.org/P4310311714"],"host_organization_lineage_names":["Institution of Engineering and Technology"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IET Computers & Digital Techniques","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/16","display_name":"Peace, Justice and strong institutions","score":0.49000000953674316}],"awards":[],"funders":[{"id":"https://openalex.org/F4320315813","display_name":"Queensland Cyber Infrastructure Foundation","ror":"https://ror.org/03sd43014"}],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":7,"referenced_works":["https://openalex.org/W1984887461","https://openalex.org/W2058248689","https://openalex.org/W2065438468","https://openalex.org/W2128928505","https://openalex.org/W2147291108","https://openalex.org/W2151968406","https://openalex.org/W7004916026"],"related_works":["https://openalex.org/W2404980846","https://openalex.org/W4255235451","https://openalex.org/W4244800129","https://openalex.org/W1494565374","https://openalex.org/W2026314975","https://openalex.org/W4245683708","https://openalex.org/W2383984117","https://openalex.org/W1989716137","https://openalex.org/W1578470521","https://openalex.org/W2803925631"],"abstract_inverted_index":{"The":[0,18,51,96,153],"communication":[1,25],"is":[2,21,48],"predicted":[3],"to":[4,118,133,160],"pass":[5],"the":[6,9,22,42,46,113,121,126,141,162],"computation":[7],"as":[8],"limiting":[10],"factor":[11],"of":[12,14,41,45,120,147],"performance":[13,138],"complex":[15],"digital":[16],"circuits.":[17],"shared":[19],"bus":[20,106,114],"most":[23],"common":[24],"medium":[26],"in":[27,78,137,150,166],"system":[28],"on":[29,90],"chip":[30],"(SoC)":[31],"and":[32,60,68,84,139],"buses":[33,47],"have":[34],"significantly":[35],"evolved":[36],"along":[37],"increased":[38],"requirements.":[39],"One":[40],"new":[43],"properties":[44],"distributed":[49],"arbitration.":[50],"study":[52],"presents":[53],"a":[54,101],"novel":[55],"dynamically":[56,155],"adaptive":[57,156],"arbitration":[58,127,157],"algorithm":[59,128,165],"compares":[61],"it":[62],"with":[63,72,82,87,100,116],"round-robin,":[64],"priority,":[65],"their":[66],"combination":[67],"random":[69],"algorithms,":[70],"all":[71],"varying":[73],"parameters.":[74],"Algorithms":[75],"are":[76,98,109],"compared":[77],"two":[79],"multiprocessor":[80],"SoCs":[81],"4":[83],"11":[85],"processors":[86],"IP":[88],"blocks":[89],"field":[91],"programmable":[92],"gate":[93],"array":[94],"(FPGA).":[95],"algorithms":[97],"benchmarked":[99],"complete":[102],"MPEG-4":[103],"encoder.":[104],"Different":[105],"utilisation":[107],"levels":[108],"considered":[110],"by":[111],"scaling":[112],"frequency":[115],"respect":[117],"speed":[119],"processors.":[122],"Results":[123],"show":[124],"that":[125],"may":[129,144],"account":[130],"for":[131],"up":[132],"1.6":[134],"times":[135,149],"increase":[136],"optimising":[140],"transfer":[142],"lengths":[143],"yield":[145],"speed-up":[146],"4.4":[148],"application":[151],"execution.":[152],"proposed":[154],"was":[158],"found":[159],"be":[161],"best":[163],"overall":[164],"performance.":[167]},"counts_by_year":[{"year":2020,"cited_by_count":1},{"year":2017,"cited_by_count":1},{"year":2015,"cited_by_count":1},{"year":2014,"cited_by_count":2},{"year":2012,"cited_by_count":1}],"updated_date":"2026-06-11T09:08:48.828518","created_date":"2025-10-10T00:00:00"}