{"id":"https://openalex.org/W2029646579","doi":"https://doi.org/10.1049/iet-cdt:20060139","title":"Improving high-level and gate-level testing with FATE: A functional automatic test pattern generator traversing unstabilised extended FSM","display_name":"Improving high-level and gate-level testing with FATE: A functional automatic test pattern generator traversing unstabilised extended FSM","publication_year":2007,"publication_date":"2007-05-01","ids":{"openalex":"https://openalex.org/W2029646579","doi":"https://doi.org/10.1049/iet-cdt:20060139","mag":"2029646579"},"language":"en","primary_location":{"id":"doi:10.1049/iet-cdt:20060139","is_oa":false,"landing_page_url":"https://doi.org/10.1049/iet-cdt:20060139","pdf_url":null,"source":{"id":"https://openalex.org/S28293273","display_name":"IET Computers & Digital Techniques","issn_l":"1751-8601","issn":["1751-8601","1751-861X"],"is_oa":false,"is_in_doaj":true,"is_core":true,"host_organization":"https://openalex.org/P4310311714","host_organization_name":"Institution of Engineering and Technology","host_organization_lineage":["https://openalex.org/P4310311714"],"host_organization_lineage_names":["Institution of Engineering and Technology"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IET Computers & Digital Techniques","raw_type":"journal-article"},"type":"article","indexed_in":["crossref","doaj"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5079644832","display_name":"Giuseppe Di Guglielmo","orcid":"https://orcid.org/0000-0002-5749-1432"},"institutions":[{"id":"https://openalex.org/I119439378","display_name":"University of Verona","ror":"https://ror.org/039bp8j42","country_code":"IT","type":"education","lineage":["https://openalex.org/I119439378"]}],"countries":["IT"],"is_corresponding":true,"raw_author_name":"G. Di Guglielmo","raw_affiliation_strings":["Dipartimento di Informatica, Universita\u0300 di Verona, Strada Le Grazie 15, Verona, 37134, Italy"],"affiliations":[{"raw_affiliation_string":"Dipartimento di Informatica, Universita\u0300 di Verona, Strada Le Grazie 15, Verona, 37134, Italy","institution_ids":["https://openalex.org/I119439378"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5040302302","display_name":"Franco Fummi","orcid":"https://orcid.org/0000-0002-4404-5791"},"institutions":[{"id":"https://openalex.org/I119439378","display_name":"University of Verona","ror":"https://ror.org/039bp8j42","country_code":"IT","type":"education","lineage":["https://openalex.org/I119439378"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"F. Fummi","raw_affiliation_strings":["Dipartimento di Informatica, Universita\u0300 di Verona, Strada Le Grazie 15, Verona, 37134, Italy"],"affiliations":[{"raw_affiliation_string":"Dipartimento di Informatica, Universita\u0300 di Verona, Strada Le Grazie 15, Verona, 37134, Italy","institution_ids":["https://openalex.org/I119439378"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5023565015","display_name":"C. Marconcini","orcid":null},"institutions":[{"id":"https://openalex.org/I119439378","display_name":"University of Verona","ror":"https://ror.org/039bp8j42","country_code":"IT","type":"education","lineage":["https://openalex.org/I119439378"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"C. Marconcini","raw_affiliation_strings":["Dipartimento di Informatica, Universita\u0300 di Verona, Strada Le Grazie 15, Verona, 37134, Italy"],"affiliations":[{"raw_affiliation_string":"Dipartimento di Informatica, Universita\u0300 di Verona, Strada Le Grazie 15, Verona, 37134, Italy","institution_ids":["https://openalex.org/I119439378"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5025088388","display_name":"Graziano Pravadelli","orcid":"https://orcid.org/0000-0002-7833-1673"},"institutions":[{"id":"https://openalex.org/I119439378","display_name":"University of Verona","ror":"https://ror.org/039bp8j42","country_code":"IT","type":"education","lineage":["https://openalex.org/I119439378"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"G. Pravadelli","raw_affiliation_strings":["Dipartimento di Informatica, Universita\u0300 di Verona, Strada Le Grazie 15, Verona, 37134, Italy"],"affiliations":[{"raw_affiliation_string":"Dipartimento di Informatica, Universita\u0300 di Verona, Strada Le Grazie 15, Verona, 37134, Italy","institution_ids":["https://openalex.org/I119439378"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":4,"corresponding_author_ids":["https://openalex.org/A5079644832"],"corresponding_institution_ids":["https://openalex.org/I119439378"],"apc_list":{"value":2000,"currency":"EUR","value_usd":2200},"apc_paid":null,"fwci":2.4713,"has_fulltext":false,"cited_by_count":8,"citation_normalized_percentile":{"value":0.89025781,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":94},"biblio":{"volume":"1","issue":"3","first_page":"187","last_page":"196"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10743","display_name":"Software Testing and Debugging Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1712","display_name":"Software"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10743","display_name":"Software Testing and Debugging Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1712","display_name":"Software"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T14117","display_name":"Integrated Circuits and Semiconductor Failure Analysis","score":0.9943000078201294,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/automatic-test-pattern-generation","display_name":"Automatic test pattern generation","score":0.8988600373268127},{"id":"https://openalex.org/keywords/traverse","display_name":"Traverse","score":0.8960321545600891},{"id":"https://openalex.org/keywords/fault-coverage","display_name":"Fault coverage","score":0.6046643257141113},{"id":"https://openalex.org/keywords/finite-state-machine","display_name":"Finite-state machine","score":0.5991255640983582},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.533708393573761},{"id":"https://openalex.org/keywords/scan-chain","display_name":"Scan chain","score":0.4754473865032196},{"id":"https://openalex.org/keywords/test-compression","display_name":"Test compression","score":0.45785462856292725},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.44813403487205505},{"id":"https://openalex.org/keywords/generator","display_name":"Generator (circuit theory)","score":0.44052496552467346},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.4193836748600006},{"id":"https://openalex.org/keywords/computer-engineering","display_name":"Computer engineering","score":0.34183627367019653},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.3057398498058319},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.09811079502105713},{"id":"https://openalex.org/keywords/integrated-circuit","display_name":"Integrated circuit","score":0.09514561295509338}],"concepts":[{"id":"https://openalex.org/C17626397","wikidata":"https://www.wikidata.org/wiki/Q837455","display_name":"Automatic test pattern generation","level":3,"score":0.8988600373268127},{"id":"https://openalex.org/C176809094","wikidata":"https://www.wikidata.org/wiki/Q15401496","display_name":"Traverse","level":2,"score":0.8960321545600891},{"id":"https://openalex.org/C126953365","wikidata":"https://www.wikidata.org/wiki/Q5438152","display_name":"Fault coverage","level":3,"score":0.6046643257141113},{"id":"https://openalex.org/C167822520","wikidata":"https://www.wikidata.org/wiki/Q176452","display_name":"Finite-state machine","level":2,"score":0.5991255640983582},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.533708393573761},{"id":"https://openalex.org/C150012182","wikidata":"https://www.wikidata.org/wiki/Q225990","display_name":"Scan chain","level":3,"score":0.4754473865032196},{"id":"https://openalex.org/C29652920","wikidata":"https://www.wikidata.org/wiki/Q7705757","display_name":"Test compression","level":4,"score":0.45785462856292725},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.44813403487205505},{"id":"https://openalex.org/C2780992000","wikidata":"https://www.wikidata.org/wiki/Q17016113","display_name":"Generator (circuit theory)","level":3,"score":0.44052496552467346},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.4193836748600006},{"id":"https://openalex.org/C113775141","wikidata":"https://www.wikidata.org/wiki/Q428691","display_name":"Computer engineering","level":1,"score":0.34183627367019653},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.3057398498058319},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.09811079502105713},{"id":"https://openalex.org/C530198007","wikidata":"https://www.wikidata.org/wiki/Q80831","display_name":"Integrated circuit","level":2,"score":0.09514561295509338},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0},{"id":"https://openalex.org/C205649164","wikidata":"https://www.wikidata.org/wiki/Q1071","display_name":"Geography","level":0,"score":0.0},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.0},{"id":"https://openalex.org/C13280743","wikidata":"https://www.wikidata.org/wiki/Q131089","display_name":"Geodesy","level":1,"score":0.0},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.0},{"id":"https://openalex.org/C163258240","wikidata":"https://www.wikidata.org/wiki/Q25342","display_name":"Power (physics)","level":2,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1049/iet-cdt:20060139","is_oa":false,"landing_page_url":"https://doi.org/10.1049/iet-cdt:20060139","pdf_url":null,"source":{"id":"https://openalex.org/S28293273","display_name":"IET Computers & Digital Techniques","issn_l":"1751-8601","issn":["1751-8601","1751-861X"],"is_oa":false,"is_in_doaj":true,"is_core":true,"host_organization":"https://openalex.org/P4310311714","host_organization_name":"Institution of Engineering and Technology","host_organization_lineage":["https://openalex.org/P4310311714"],"host_organization_lineage_names":["Institution of Engineering and Technology"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IET Computers & Digital Techniques","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":17,"referenced_works":["https://openalex.org/W1944481384","https://openalex.org/W1983362322","https://openalex.org/W1996524997","https://openalex.org/W2060461359","https://openalex.org/W2101480270","https://openalex.org/W2115180022","https://openalex.org/W2118346508","https://openalex.org/W2122410182","https://openalex.org/W2127005882","https://openalex.org/W2134838513","https://openalex.org/W2141412440","https://openalex.org/W2152889194","https://openalex.org/W2155479111","https://openalex.org/W2165339028","https://openalex.org/W2169528473","https://openalex.org/W3010856131","https://openalex.org/W6606211016"],"related_works":["https://openalex.org/W2786111245","https://openalex.org/W3009953521","https://openalex.org/W2789883751","https://openalex.org/W2075356617","https://openalex.org/W2408214455","https://openalex.org/W2019719714","https://openalex.org/W2364150359","https://openalex.org/W2154529098","https://openalex.org/W2156546262","https://openalex.org/W2140015776"],"abstract_inverted_index":{"A":[0],"functional":[1],"automatic":[2],"test":[3,12,43,62,80],"pattern":[4],"generator":[5],"(ATPG)":[6],"that":[7],"explores":[8],"the":[9,50,77,84,91,98],"design":[10],"under":[11],"(DUT)":[13],"state":[14,22],"space":[15],"by":[16,83],"exploiting":[17],"an":[18],"easy-to-traverse":[19],"extended":[20,51],"finite":[21],"machine":[23],"(FSM)":[24],"model":[25],"has":[26],"been":[27],"described.":[28],"The":[29,60],"ATPG":[30,86],"engine":[31],"relies":[32],"on":[33],"learning,":[34],"backjumping":[35],"and":[36,72,95],"constraint":[37],"logic":[38],"programming":[39],"to":[40,89,96],"deterministically":[41],"generate":[42],"vectors":[44],"for":[45],"traversing":[46],"all":[47],"transitions":[48],"of":[49,54,79,101],"FSM.":[52],"Testing":[53],"hard-to-detect":[55],"faults":[56,71],"is":[57],"thus":[58],"improved.":[59],"generated":[61,82],"sequences":[63,81],"are":[64],"very":[65],"effective":[66],"in":[67],"detecting":[68],"both":[69],"high-level":[70],"gate-level":[73,103],"stuck-at":[74,92],"faults.":[75],"Thus,":[76],"reuse":[78],"proposed":[85],"allows":[87],"also":[88],"improve":[90],"fault":[93],"coverage":[94],"reduce":[97],"execution":[99],"time":[100],"commercial":[102],"ATPGs.":[104]},"counts_by_year":[{"year":2016,"cited_by_count":1},{"year":2013,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}