{"id":"https://openalex.org/W2113494014","doi":"https://doi.org/10.1049/iet-cdt:20050065","title":"FPGA-based fault emulation of synchronous sequential circuits","display_name":"FPGA-based fault emulation of synchronous sequential circuits","publication_year":2007,"publication_date":"2007-03-05","ids":{"openalex":"https://openalex.org/W2113494014","doi":"https://doi.org/10.1049/iet-cdt:20050065","mag":"2113494014"},"language":"en","primary_location":{"id":"doi:10.1049/iet-cdt:20050065","is_oa":false,"landing_page_url":"https://doi.org/10.1049/iet-cdt:20050065","pdf_url":null,"source":{"id":"https://openalex.org/S28293273","display_name":"IET Computers & Digital Techniques","issn_l":"1751-8601","issn":["1751-8601","1751-861X"],"is_oa":false,"is_in_doaj":true,"is_core":true,"host_organization":"https://openalex.org/P4310311714","host_organization_name":"Institution of Engineering and Technology","host_organization_lineage":["https://openalex.org/P4310311714"],"host_organization_lineage_names":["Institution of Engineering and Technology"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IET Computers & Digital Techniques","raw_type":"journal-article"},"type":"article","indexed_in":["crossref","doaj"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5085157503","display_name":"Peeter Ellervee","orcid":"https://orcid.org/0000-0002-0745-6743"},"institutions":[{"id":"https://openalex.org/I111112146","display_name":"Tallinn University of Technology","ror":"https://ror.org/0443cwa12","country_code":"EE","type":"education","lineage":["https://openalex.org/I111112146"]}],"countries":["EE"],"is_corresponding":false,"raw_author_name":"P. Ellervee","raw_affiliation_strings":["Department of Computer Engineering, Tallinn University of Technology, Raja 15, Tallinn, 12618, Estonia"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Computer Engineering, Tallinn University of Technology, Raja 15, Tallinn, 12618, Estonia","institution_ids":["https://openalex.org/I111112146"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5010286547","display_name":"Jaan Raik","orcid":"https://orcid.org/0000-0001-8113-020X"},"institutions":[{"id":"https://openalex.org/I111112146","display_name":"Tallinn University of Technology","ror":"https://ror.org/0443cwa12","country_code":"EE","type":"education","lineage":["https://openalex.org/I111112146"]}],"countries":["EE"],"is_corresponding":false,"raw_author_name":"J. Raik","raw_affiliation_strings":["Department of Computer Engineering, Tallinn University of Technology, Raja 15, Tallinn, 12618, Estonia"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Computer Engineering, Tallinn University of Technology, Raja 15, Tallinn, 12618, Estonia","institution_ids":["https://openalex.org/I111112146"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5057936224","display_name":"Kalle Tammem\u00e4e","orcid":"https://orcid.org/0000-0003-4781-1364"},"institutions":[{"id":"https://openalex.org/I111112146","display_name":"Tallinn University of Technology","ror":"https://ror.org/0443cwa12","country_code":"EE","type":"education","lineage":["https://openalex.org/I111112146"]}],"countries":["EE"],"is_corresponding":false,"raw_author_name":"K. Tammema\u0308e","raw_affiliation_strings":["Department of Computer Engineering, Tallinn University of Technology, Raja 15, Tallinn, 12618, Estonia"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Computer Engineering, Tallinn University of Technology, Raja 15, Tallinn, 12618, Estonia","institution_ids":["https://openalex.org/I111112146"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5010536057","display_name":"Raimund Ubar","orcid":"https://orcid.org/0000-0001-8186-4385"},"institutions":[{"id":"https://openalex.org/I111112146","display_name":"Tallinn University of Technology","ror":"https://ror.org/0443cwa12","country_code":"EE","type":"education","lineage":["https://openalex.org/I111112146"]}],"countries":["EE"],"is_corresponding":false,"raw_author_name":"R.-J. Ubar","raw_affiliation_strings":["Department of Computer Engineering, Tallinn University of Technology, Raja 15, Tallinn, 12618, Estonia"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Computer Engineering, Tallinn University of Technology, Raja 15, Tallinn, 12618, Estonia","institution_ids":["https://openalex.org/I111112146"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I111112146"],"apc_list":{"value":2200,"currency":"USD","value_usd":2200},"apc_paid":null,"fwci":1.5112,"has_fulltext":false,"cited_by_count":10,"citation_normalized_percentile":{"value":0.86662276,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":96},"biblio":{"volume":"1","issue":"2","first_page":"70","last_page":"76"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T14117","display_name":"Integrated Circuits and Semiconductor Failure Analysis","score":0.9994000196456909,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11005","display_name":"Radiation Effects in Electronics","score":0.9988999962806702,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/emulation","display_name":"Emulation","score":0.9150782823562622},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.7389031648635864},{"id":"https://openalex.org/keywords/hardware-emulation","display_name":"Hardware emulation","score":0.6701762676239014},{"id":"https://openalex.org/keywords/fault-coverage","display_name":"Fault coverage","score":0.6685240268707275},{"id":"https://openalex.org/keywords/automatic-test-pattern-generation","display_name":"Automatic test pattern generation","score":0.6641851663589478},{"id":"https://openalex.org/keywords/fault-injection","display_name":"Fault injection","score":0.6293588876724243},{"id":"https://openalex.org/keywords/fault","display_name":"Fault (geology)","score":0.625831663608551},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6250736117362976},{"id":"https://openalex.org/keywords/stuck-at-fault","display_name":"Stuck-at fault","score":0.5273124575614929},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.5154781937599182},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.48340168595314026},{"id":"https://openalex.org/keywords/fault-simulator","display_name":"Fault Simulator","score":0.44538983702659607},{"id":"https://openalex.org/keywords/fault-model","display_name":"Fault model","score":0.43449902534484863},{"id":"https://openalex.org/keywords/test-vector","display_name":"Test vector","score":0.41636553406715393},{"id":"https://openalex.org/keywords/software","display_name":"Software","score":0.38738542795181274},{"id":"https://openalex.org/keywords/computer-engineering","display_name":"Computer engineering","score":0.3437981605529785},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.33797168731689453},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.27607905864715576},{"id":"https://openalex.org/keywords/fault-detection-and-isolation","display_name":"Fault detection and isolation","score":0.24842393398284912},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.07591754198074341},{"id":"https://openalex.org/keywords/test-set","display_name":"Test set","score":0.06605648994445801}],"concepts":[{"id":"https://openalex.org/C149810388","wikidata":"https://www.wikidata.org/wiki/Q5374873","display_name":"Emulation","level":2,"score":0.9150782823562622},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.7389031648635864},{"id":"https://openalex.org/C94115699","wikidata":"https://www.wikidata.org/wiki/Q5656406","display_name":"Hardware emulation","level":3,"score":0.6701762676239014},{"id":"https://openalex.org/C126953365","wikidata":"https://www.wikidata.org/wiki/Q5438152","display_name":"Fault coverage","level":3,"score":0.6685240268707275},{"id":"https://openalex.org/C17626397","wikidata":"https://www.wikidata.org/wiki/Q837455","display_name":"Automatic test pattern generation","level":3,"score":0.6641851663589478},{"id":"https://openalex.org/C2775928411","wikidata":"https://www.wikidata.org/wiki/Q2041312","display_name":"Fault injection","level":3,"score":0.6293588876724243},{"id":"https://openalex.org/C175551986","wikidata":"https://www.wikidata.org/wiki/Q47089","display_name":"Fault (geology)","level":2,"score":0.625831663608551},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6250736117362976},{"id":"https://openalex.org/C13625343","wikidata":"https://www.wikidata.org/wiki/Q7627418","display_name":"Stuck-at fault","level":4,"score":0.5273124575614929},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.5154781937599182},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.48340168595314026},{"id":"https://openalex.org/C2776365744","wikidata":"https://www.wikidata.org/wiki/Q5438149","display_name":"Fault Simulator","level":5,"score":0.44538983702659607},{"id":"https://openalex.org/C167391956","wikidata":"https://www.wikidata.org/wiki/Q1401211","display_name":"Fault model","level":3,"score":0.43449902534484863},{"id":"https://openalex.org/C100767440","wikidata":"https://www.wikidata.org/wiki/Q7705816","display_name":"Test vector","level":3,"score":0.41636553406715393},{"id":"https://openalex.org/C2777904410","wikidata":"https://www.wikidata.org/wiki/Q7397","display_name":"Software","level":2,"score":0.38738542795181274},{"id":"https://openalex.org/C113775141","wikidata":"https://www.wikidata.org/wiki/Q428691","display_name":"Computer engineering","level":1,"score":0.3437981605529785},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.33797168731689453},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.27607905864715576},{"id":"https://openalex.org/C152745839","wikidata":"https://www.wikidata.org/wiki/Q5438153","display_name":"Fault detection and isolation","level":3,"score":0.24842393398284912},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.07591754198074341},{"id":"https://openalex.org/C169903167","wikidata":"https://www.wikidata.org/wiki/Q3985153","display_name":"Test set","level":2,"score":0.06605648994445801},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.0},{"id":"https://openalex.org/C127313418","wikidata":"https://www.wikidata.org/wiki/Q1069","display_name":"Geology","level":0,"score":0.0},{"id":"https://openalex.org/C162324750","wikidata":"https://www.wikidata.org/wiki/Q8134","display_name":"Economics","level":0,"score":0.0},{"id":"https://openalex.org/C165205528","wikidata":"https://www.wikidata.org/wiki/Q83371","display_name":"Seismology","level":1,"score":0.0},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0},{"id":"https://openalex.org/C172707124","wikidata":"https://www.wikidata.org/wiki/Q423488","display_name":"Actuator","level":2,"score":0.0},{"id":"https://openalex.org/C50522688","wikidata":"https://www.wikidata.org/wiki/Q189833","display_name":"Economic growth","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1049/iet-cdt:20050065","is_oa":false,"landing_page_url":"https://doi.org/10.1049/iet-cdt:20050065","pdf_url":null,"source":{"id":"https://openalex.org/S28293273","display_name":"IET Computers & Digital Techniques","issn_l":"1751-8601","issn":["1751-8601","1751-861X"],"is_oa":false,"is_in_doaj":true,"is_core":true,"host_organization":"https://openalex.org/P4310311714","host_organization_name":"Institution of Engineering and Technology","host_organization_lineage":["https://openalex.org/P4310311714"],"host_organization_lineage_names":["Institution of Engineering and Technology"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IET Computers & Digital Techniques","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/9","score":0.4099999964237213,"display_name":"Industry, innovation and infrastructure"}],"awards":[],"funders":[{"id":"https://openalex.org/F4320321018","display_name":"Eesti Teadusfondi","ror":"https://ror.org/00jjeja18"},{"id":"https://openalex.org/F4320323985","display_name":"Ettev\u00f5tluse Arendamise Sihtasutus","ror":"https://ror.org/02sfn4p13"}],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":10,"referenced_works":["https://openalex.org/W1531820794","https://openalex.org/W2048110685","https://openalex.org/W2107273944","https://openalex.org/W2109208936","https://openalex.org/W2122965477","https://openalex.org/W2137697489","https://openalex.org/W2147046125","https://openalex.org/W2156485504","https://openalex.org/W2157099947","https://openalex.org/W2162042417"],"related_works":["https://openalex.org/W3106447748","https://openalex.org/W1600260729","https://openalex.org/W2118560622","https://openalex.org/W2145233434","https://openalex.org/W3216514701","https://openalex.org/W2896440162","https://openalex.org/W2539105545","https://openalex.org/W2464731517","https://openalex.org/W2158502740","https://openalex.org/W2062623691"],"abstract_inverted_index":{"A":[0],"feasibility":[1],"study":[2],"of":[3,43,57,64,82,100,115,135],"accelerating":[4],"fault":[5,41,83,92,110],"simulation":[6,18,42,84,98],"by":[7],"emulation":[8,81,128],"on":[9],"field":[10],"programmable":[11],"gate":[12],"arrays":[13],"(FPGAs)":[14],"is":[15,19,29,85,124],"described.":[16],"Fault":[17],"an":[20,72],"important":[21],"subtask":[22],"in":[23,55,108],"test":[24,34,65,136,144],"pattern":[25],"generation":[26,35],"and":[27,62],"it":[28,118,123],"frequently":[30],"used":[31],"throughout":[32],"the":[33,58,75,106,113,116],"process.":[36],"The":[37,94],"problems":[38],"associated":[39],"with":[40],"sequential":[44],"circuits":[45],"are":[46,68],"explained.":[47],"Alternatives":[48],"that":[49,122,131],"can":[50,119],"be":[51,120],"considered":[52],"as":[53,103],"trade-offs":[54],"terms":[56],"required":[59],"FPGA":[60],"resources":[61],"accuracy":[63],"quality":[66],"assessment":[67],"discussed.":[69],"In":[70],"addition,":[71],"extension":[73],"to":[74,105,126],"existing":[76],"environment":[77],"for":[78,91,129,148],"re-configurable":[79],"hardware":[80,89],"presented.":[86],"It":[87],"incorporates":[88],"support":[90],"dropping.":[93],"proposed":[95],"approach":[96],"allows":[97],"speed-up":[99],"40\u2013500":[101],"times":[102],"compared":[104],"state-of-the-art":[107],"software-based":[109],"simulation.":[111],"On":[112],"basis":[114],"experiments,":[117],"concluded":[121],"beneficial":[125],"use":[127],"circuits/methods":[130],"require":[132],"large":[133],"numbers":[134],"vectors":[137],"while":[138],"using":[139],"simple":[140],"but":[141],"flexible":[142],"algorithmic":[143],"vector":[145],"generating":[146],"circuits,":[147],"example":[149],"built-in":[150],"self-test.":[151]},"counts_by_year":[{"year":2023,"cited_by_count":1},{"year":2021,"cited_by_count":1},{"year":2016,"cited_by_count":1},{"year":2014,"cited_by_count":1},{"year":2012,"cited_by_count":2}],"updated_date":"2026-07-23T08:03:31.855105","created_date":"2025-10-10T00:00:00"}