{"id":"https://openalex.org/W1503428580","doi":"https://doi.org/10.1049/iet-cds:20080031","title":"Statistical modelling of the variation in advanced process technologies using a multi-level partitioned response surface approach","display_name":"Statistical modelling of the variation in advanced process technologies using a multi-level partitioned response surface approach","publication_year":2008,"publication_date":"2008-10-16","ids":{"openalex":"https://openalex.org/W1503428580","doi":"https://doi.org/10.1049/iet-cds:20080031","mag":"1503428580"},"language":"en","primary_location":{"id":"doi:10.1049/iet-cds:20080031","is_oa":false,"landing_page_url":"https://doi.org/10.1049/iet-cds:20080031","pdf_url":null,"source":{"id":"https://openalex.org/S4210208150","display_name":"IET Circuits Devices & Systems","issn_l":"1751-858X","issn":["1751-858X","1751-8598"],"is_oa":false,"is_in_doaj":true,"is_core":true,"host_organization":"https://openalex.org/P4310311714","host_organization_name":"Institution of Engineering and Technology","host_organization_lineage":["https://openalex.org/P4310311714"],"host_organization_lineage_names":["Institution of Engineering and Technology"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IET Circuits, Devices & Systems","raw_type":"journal-article"},"type":"article","indexed_in":["crossref","doaj"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5054028558","display_name":"S. Shedabale","orcid":null},"institutions":[{"id":"https://openalex.org/I84884186","display_name":"Newcastle University","ror":"https://ror.org/01kj2bm70","country_code":"GB","type":"education","lineage":["https://openalex.org/I84884186"]}],"countries":["GB"],"is_corresponding":false,"raw_author_name":"S. Shedabale","raw_affiliation_strings":["School of Electrical, Electronic and Computer Engineering, Newcastle University, Newcastle upon Tyne, UK"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"School of Electrical, Electronic and Computer Engineering, Newcastle University, Newcastle upon Tyne, UK","institution_ids":["https://openalex.org/I84884186"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5111687696","display_name":"H. Ramakrishnan","orcid":null},"institutions":[{"id":"https://openalex.org/I84884186","display_name":"Newcastle University","ror":"https://ror.org/01kj2bm70","country_code":"GB","type":"education","lineage":["https://openalex.org/I84884186"]}],"countries":["GB"],"is_corresponding":false,"raw_author_name":"H. Ramakrishnan","raw_affiliation_strings":["School of Electrical, Electronic and Computer Engineering, Newcastle University, Newcastle upon Tyne, UK"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"School of Electrical, Electronic and Computer Engineering, Newcastle University, Newcastle upon Tyne, UK","institution_ids":["https://openalex.org/I84884186"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5108352360","display_name":"G. Russell","orcid":null},"institutions":[{"id":"https://openalex.org/I84884186","display_name":"Newcastle University","ror":"https://ror.org/01kj2bm70","country_code":"GB","type":"education","lineage":["https://openalex.org/I84884186"]}],"countries":["GB"],"is_corresponding":false,"raw_author_name":"G. Russell","raw_affiliation_strings":["School of Electrical, Electronic and Computer Engineering, Newcastle University, Newcastle upon Tyne, UK"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"School of Electrical, Electronic and Computer Engineering, Newcastle University, Newcastle upon Tyne, UK","institution_ids":["https://openalex.org/I84884186"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5029446985","display_name":"Alex Yakovlev","orcid":"https://orcid.org/0000-0003-0826-9330"},"institutions":[{"id":"https://openalex.org/I84884186","display_name":"Newcastle University","ror":"https://ror.org/01kj2bm70","country_code":"GB","type":"education","lineage":["https://openalex.org/I84884186"]}],"countries":["GB"],"is_corresponding":false,"raw_author_name":"A. Yakovlev","raw_affiliation_strings":["School of Electrical, Electronic and Computer Engineering, Newcastle University, Newcastle upon Tyne, UK"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"School of Electrical, Electronic and Computer Engineering, Newcastle University, Newcastle upon Tyne, UK","institution_ids":["https://openalex.org/I84884186"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5058651562","display_name":"Sanatan Chattopadhyay","orcid":"https://orcid.org/0000-0002-9038-5332"},"institutions":[{"id":"https://openalex.org/I106542073","display_name":"University of Calcutta","ror":"https://ror.org/01e7v7w47","country_code":"IN","type":"education","lineage":["https://openalex.org/I106542073"]},{"id":"https://openalex.org/I84884186","display_name":"Newcastle University","ror":"https://ror.org/01kj2bm70","country_code":"GB","type":"education","lineage":["https://openalex.org/I84884186"]}],"countries":["GB","IN"],"is_corresponding":false,"raw_author_name":"S. Chattopadhyay","raw_affiliation_strings":["School of Electrical, Electronic and Computer Engineering, Newcastle University, Newcastle upon Tyne, UK","Department of Electronic Science, University of Calcutta, Kolkata, India"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"School of Electrical, Electronic and Computer Engineering, Newcastle University, Newcastle upon Tyne, UK","institution_ids":["https://openalex.org/I84884186"]},{"raw_affiliation_string":"Department of Electronic Science, University of Calcutta, Kolkata, India","institution_ids":["https://openalex.org/I106542073"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":2,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":{"value":2200,"currency":"USD","value_usd":2200},"apc_paid":null,"fwci":2.1094,"has_fulltext":false,"cited_by_count":12,"citation_normalized_percentile":{"value":0.90028884,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":89,"max":96},"biblio":{"volume":"2","issue":"5","first_page":"451","last_page":"464"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9994000196456909,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9994000196456909,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11798","display_name":"Optimal Experimental Design Methods","score":0.9991999864578247,"subfield":{"id":"https://openalex.org/subfields/1803","display_name":"Management Science and Operations Research"},"field":{"id":"https://openalex.org/fields/18","display_name":"Decision Sciences"},"domain":{"id":"https://openalex.org/domains/2","display_name":"Social Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9980000257492065,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/design-for-manufacturability","display_name":"Design for manufacturability","score":0.8954204320907593},{"id":"https://openalex.org/keywords/process-variation","display_name":"Process variation","score":0.5768355131149292},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5419439077377319},{"id":"https://openalex.org/keywords/process","display_name":"Process (computing)","score":0.5376893281936646},{"id":"https://openalex.org/keywords/statistical-process-control","display_name":"Statistical process control","score":0.5305421948432922},{"id":"https://openalex.org/keywords/response-surface-methodology","display_name":"Response surface methodology","score":0.5156077742576599},{"id":"https://openalex.org/keywords/design-of-experiments","display_name":"Design of experiments","score":0.4722147583961487},{"id":"https://openalex.org/keywords/semiconductor-device-fabrication","display_name":"Semiconductor device fabrication","score":0.4658046364784241},{"id":"https://openalex.org/keywords/statistical-model","display_name":"Statistical model","score":0.4324001967906952},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.4323582649230957},{"id":"https://openalex.org/keywords/semiconductor-device-modeling","display_name":"Semiconductor device modeling","score":0.41889792680740356},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.3880913257598877},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.37697362899780273},{"id":"https://openalex.org/keywords/reliability-engineering","display_name":"Reliability engineering","score":0.34249961376190186},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.2757100462913513},{"id":"https://openalex.org/keywords/machine-learning","display_name":"Machine learning","score":0.17758554220199585},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.1516432762145996},{"id":"https://openalex.org/keywords/statistics","display_name":"Statistics","score":0.1364022195339203},{"id":"https://openalex.org/keywords/mechanical-engineering","display_name":"Mechanical engineering","score":0.1308070421218872}],"concepts":[{"id":"https://openalex.org/C62064638","wikidata":"https://www.wikidata.org/wiki/Q553878","display_name":"Design for manufacturability","level":2,"score":0.8954204320907593},{"id":"https://openalex.org/C93389723","wikidata":"https://www.wikidata.org/wiki/Q7247313","display_name":"Process variation","level":3,"score":0.5768355131149292},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5419439077377319},{"id":"https://openalex.org/C98045186","wikidata":"https://www.wikidata.org/wiki/Q205663","display_name":"Process (computing)","level":2,"score":0.5376893281936646},{"id":"https://openalex.org/C113644684","wikidata":"https://www.wikidata.org/wiki/Q1356717","display_name":"Statistical process control","level":3,"score":0.5305421948432922},{"id":"https://openalex.org/C150077022","wikidata":"https://www.wikidata.org/wiki/Q3136137","display_name":"Response surface methodology","level":2,"score":0.5156077742576599},{"id":"https://openalex.org/C34559072","wikidata":"https://www.wikidata.org/wiki/Q2334061","display_name":"Design of experiments","level":2,"score":0.4722147583961487},{"id":"https://openalex.org/C66018809","wikidata":"https://www.wikidata.org/wiki/Q1570432","display_name":"Semiconductor device fabrication","level":3,"score":0.4658046364784241},{"id":"https://openalex.org/C114289077","wikidata":"https://www.wikidata.org/wiki/Q3284399","display_name":"Statistical model","level":2,"score":0.4324001967906952},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.4323582649230957},{"id":"https://openalex.org/C4775677","wikidata":"https://www.wikidata.org/wiki/Q7449393","display_name":"Semiconductor device modeling","level":3,"score":0.41889792680740356},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.3880913257598877},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.37697362899780273},{"id":"https://openalex.org/C200601418","wikidata":"https://www.wikidata.org/wiki/Q2193887","display_name":"Reliability engineering","level":1,"score":0.34249961376190186},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.2757100462913513},{"id":"https://openalex.org/C119857082","wikidata":"https://www.wikidata.org/wiki/Q2539","display_name":"Machine learning","level":1,"score":0.17758554220199585},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.1516432762145996},{"id":"https://openalex.org/C105795698","wikidata":"https://www.wikidata.org/wiki/Q12483","display_name":"Statistics","level":1,"score":0.1364022195339203},{"id":"https://openalex.org/C78519656","wikidata":"https://www.wikidata.org/wiki/Q101333","display_name":"Mechanical engineering","level":1,"score":0.1308070421218872},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.0},{"id":"https://openalex.org/C160671074","wikidata":"https://www.wikidata.org/wiki/Q267131","display_name":"Wafer","level":2,"score":0.0},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1049/iet-cds:20080031","is_oa":false,"landing_page_url":"https://doi.org/10.1049/iet-cds:20080031","pdf_url":null,"source":{"id":"https://openalex.org/S4210208150","display_name":"IET Circuits Devices & Systems","issn_l":"1751-858X","issn":["1751-858X","1751-8598"],"is_oa":false,"is_in_doaj":true,"is_core":true,"host_organization":"https://openalex.org/P4310311714","host_organization_name":"Institution of Engineering and Technology","host_organization_lineage":["https://openalex.org/P4310311714"],"host_organization_lineage_names":["Institution of Engineering and Technology"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IET Circuits, Devices & Systems","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/9","score":0.46000000834465027,"display_name":"Industry, innovation and infrastructure"}],"awards":[{"id":"https://openalex.org/G5001860599","display_name":null,"funder_award_id":"EP/D068843/1","funder_id":"https://openalex.org/F4320334627","funder_display_name":"Engineering and Physical Sciences Research Council"}],"funders":[{"id":"https://openalex.org/F4320334627","display_name":"Engineering and Physical Sciences Research Council","ror":"https://ror.org/0439y7842"}],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":15,"referenced_works":["https://openalex.org/W270615609","https://openalex.org/W1963875171","https://openalex.org/W1971895329","https://openalex.org/W2000836282","https://openalex.org/W2006901874","https://openalex.org/W2018664997","https://openalex.org/W2099015777","https://openalex.org/W2102110857","https://openalex.org/W2130719086","https://openalex.org/W2140361187","https://openalex.org/W2141292846","https://openalex.org/W2143166145","https://openalex.org/W2156146899","https://openalex.org/W6980993111","https://openalex.org/W7028204224"],"related_works":["https://openalex.org/W4251264894","https://openalex.org/W3192656014","https://openalex.org/W3203709936","https://openalex.org/W2096403952","https://openalex.org/W1532641704","https://openalex.org/W1569991298","https://openalex.org/W2113508119","https://openalex.org/W3173127898","https://openalex.org/W2114517996","https://openalex.org/W2490129161"],"abstract_inverted_index":{"The":[0,67,101,156,199],"advances":[1],"in":[2,21,195],"semiconductor":[3],"processing":[4],"technologies":[5],"have":[6],"led":[7],"to":[8,34,78,84,139,151,210,219],"the":[9,19,39,48,58,85,92,116,129,144,153,171,176,185,188,214],"need":[10],"for":[11,96,197],"a":[12,80,105,165,192],"detailed":[13],"understanding":[14,44],"and":[15,37,45,55,60,90,118,127,175,212,225],"stringent":[16],"control":[17,211],"of":[18,47,50,57,69,87,103,108,142,147,158,178],"variations":[20,181],"device":[22,172,186,224],"performance.":[23],"Statistical":[24],"techniques":[25],"provide":[26],"methods,":[27],"such":[28],"as":[29],"response":[30,70],"surface":[31,71],"modelling":[32,104],"(RSM),":[33],"measure,":[35],"characterise":[36],"model":[38],"variations,":[40],"thus":[41],"enabling":[42],"an":[43],"identification":[46],"impact":[49,177],"these":[51,204],"on":[52,164,184,223],"both":[53],"yield":[54],"performance":[56],"devices":[59],"circuits":[61,226],"built":[62],"from":[63,203],"advanced":[64],"process":[65,110,130,180,215],"technologies.":[66],"construction":[68],"(RS)":[72],"models,":[73],"however,":[74],"has":[75],"been":[76],"restricted":[77],"only":[79,209],"few":[81],"variables,":[82],"due":[83],"number":[86,107,146],"TCAD":[88,148],"simulations":[89,149],"hence":[91],"statistical":[93],"analyses":[94],"required":[95],"fitting":[97],"sufficiently":[98],"accurate":[99],"models.":[100,155],"problem":[102],"large":[106,145],"manufacturing":[109,179],"parameters":[111,117],"is":[112,162,206],"addressed":[113],"by":[114],"partitioning":[115],"subsequently":[119],"building":[120],"multi-level":[121,159],"RS":[122,154],"models":[123,205],"which":[124],"can":[125],"analyse":[126],"predict":[128],"variability.":[131],"This":[132],"approach":[133,190],"greatly":[134],"reduces":[135],"(by":[136],"approximately":[137],"two":[138],"three":[140],"orders":[141],"magnitude)":[143],"necessary":[150],"fit":[152],"application":[157],"partitioned":[160],"RSM":[161],"demonstrated":[163],"65":[166],"nm":[167],"CMOS":[168],"technology.":[169],"With":[170],"dimensions":[173],"shrinking":[174],"becoming":[182],"dominant":[183],"performance,":[187],"proposed":[189],"plays":[191],"vital":[193],"role":[194],"design":[196],"manufacturability.":[198],"variability":[200],"information":[201],"obtained":[202],"important":[207],"not":[208],"optimise":[213],"variation":[216],"but":[217],"also":[218],"quantify":[220],"its":[221],"effects":[222],"designs.":[227]},"counts_by_year":[{"year":2019,"cited_by_count":1},{"year":2018,"cited_by_count":1},{"year":2017,"cited_by_count":1},{"year":2015,"cited_by_count":2},{"year":2013,"cited_by_count":1},{"year":2012,"cited_by_count":2}],"updated_date":"2026-08-01T09:00:35.917206","created_date":"2025-10-10T00:00:00"}