{"id":"https://openalex.org/W2137898073","doi":"https://doi.org/10.1049/iet-cds:20070056","title":"VLSI implementations of efficient isotropic flexible 2D convolvers","display_name":"VLSI implementations of efficient isotropic flexible 2D convolvers","publication_year":2007,"publication_date":"2007-08-16","ids":{"openalex":"https://openalex.org/W2137898073","doi":"https://doi.org/10.1049/iet-cds:20070056","mag":"2137898073"},"language":"en","primary_location":{"id":"doi:10.1049/iet-cds:20070056","is_oa":false,"landing_page_url":"https://doi.org/10.1049/iet-cds:20070056","pdf_url":null,"source":{"id":"https://openalex.org/S4210208150","display_name":"IET Circuits Devices & Systems","issn_l":"1751-858X","issn":["1751-858X","1751-8598"],"is_oa":false,"is_in_doaj":true,"is_core":true,"host_organization":"https://openalex.org/P4310311714","host_organization_name":"Institution of Engineering and Technology","host_organization_lineage":["https://openalex.org/P4310311714"],"host_organization_lineage_names":["Institution of Engineering and Technology"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IET Circuits, Devices & Systems","raw_type":"journal-article"},"type":"article","indexed_in":["crossref","doaj"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5074662921","display_name":"Stefania Perri","orcid":"https://orcid.org/0000-0003-1363-9201"},"institutions":[{"id":"https://openalex.org/I45204951","display_name":"University of Calabria","ror":"https://ror.org/02rc97e94","country_code":"IT","type":"education","lineage":["https://openalex.org/I45204951"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"S. Perri","raw_affiliation_strings":["Department of Electronics, Computer Science and Systems, University of Calabria, Arcavacata di Rende, Rende (CS), 87036, Italy"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electronics, Computer Science and Systems, University of Calabria, Arcavacata di Rende, Rende (CS), 87036, Italy","institution_ids":["https://openalex.org/I45204951"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5003003043","display_name":"Pasquale Corsonello","orcid":"https://orcid.org/0000-0002-9528-1110"},"institutions":[{"id":"https://openalex.org/I45204951","display_name":"University of Calabria","ror":"https://ror.org/02rc97e94","country_code":"IT","type":"education","lineage":["https://openalex.org/I45204951"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"P. Corsonello","raw_affiliation_strings":["Department of Electronics, Computer Science and Systems, University of Calabria, Arcavacata di Rende, Rende (CS), 87036, Italy"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electronics, Computer Science and Systems, University of Calabria, Arcavacata di Rende, Rende (CS), 87036, Italy","institution_ids":["https://openalex.org/I45204951"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I45204951"],"apc_list":{"value":2200,"currency":"USD","value_usd":2200},"apc_paid":null,"fwci":0.4628,"has_fulltext":false,"cited_by_count":10,"citation_normalized_percentile":{"value":0.68803873,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":96},"biblio":{"volume":"1","issue":"4","first_page":"263","last_page":"269"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":0.9979000091552734,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":0.9979000091552734,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9977999925613403,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11034","display_name":"Digital Filter Design and Implementation","score":0.9970999956130981,"subfield":{"id":"https://openalex.org/subfields/1711","display_name":"Signal Processing"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/very-large-scale-integration","display_name":"Very-large-scale integration","score":0.6996756196022034},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.6898406744003296},{"id":"https://openalex.org/keywords/isotropy","display_name":"Isotropy","score":0.6030374765396118},{"id":"https://openalex.org/keywords/dissipation","display_name":"Dissipation","score":0.6004036664962769},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.5061773657798767},{"id":"https://openalex.org/keywords/power","display_name":"Power (physics)","score":0.48629340529441833},{"id":"https://openalex.org/keywords/implementation","display_name":"Implementation","score":0.4754224121570587},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.4715414345264435},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.4530285894870758},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.4118845462799072},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.2987937927246094},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.2761061191558838},{"id":"https://openalex.org/keywords/physics","display_name":"Physics","score":0.17955848574638367}],"concepts":[{"id":"https://openalex.org/C14580979","wikidata":"https://www.wikidata.org/wiki/Q876049","display_name":"Very-large-scale integration","level":2,"score":0.6996756196022034},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.6898406744003296},{"id":"https://openalex.org/C184050105","wikidata":"https://www.wikidata.org/wiki/Q273163","display_name":"Isotropy","level":2,"score":0.6030374765396118},{"id":"https://openalex.org/C135402231","wikidata":"https://www.wikidata.org/wiki/Q898440","display_name":"Dissipation","level":2,"score":0.6004036664962769},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.5061773657798767},{"id":"https://openalex.org/C163258240","wikidata":"https://www.wikidata.org/wiki/Q25342","display_name":"Power (physics)","level":2,"score":0.48629340529441833},{"id":"https://openalex.org/C26713055","wikidata":"https://www.wikidata.org/wiki/Q245962","display_name":"Implementation","level":2,"score":0.4754224121570587},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.4715414345264435},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.4530285894870758},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.4118845462799072},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.2987937927246094},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.2761061191558838},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.17955848574638367},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0},{"id":"https://openalex.org/C97355855","wikidata":"https://www.wikidata.org/wiki/Q11473","display_name":"Thermodynamics","level":1,"score":0.0},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1049/iet-cds:20070056","is_oa":false,"landing_page_url":"https://doi.org/10.1049/iet-cds:20070056","pdf_url":null,"source":{"id":"https://openalex.org/S4210208150","display_name":"IET Circuits Devices & Systems","issn_l":"1751-858X","issn":["1751-858X","1751-8598"],"is_oa":false,"is_in_doaj":true,"is_core":true,"host_organization":"https://openalex.org/P4310311714","host_organization_name":"Institution of Engineering and Technology","host_organization_lineage":["https://openalex.org/P4310311714"],"host_organization_lineage_names":["Institution of Engineering and Technology"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IET Circuits, Devices & Systems","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Affordable and clean energy","score":0.75,"id":"https://metadata.un.org/sdg/7"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":12,"referenced_works":["https://openalex.org/W201024842","https://openalex.org/W2027350882","https://openalex.org/W2039870651","https://openalex.org/W2099512056","https://openalex.org/W2103244632","https://openalex.org/W2107088801","https://openalex.org/W2121390615","https://openalex.org/W2123819993","https://openalex.org/W2138772319","https://openalex.org/W2155957698","https://openalex.org/W2168543008","https://openalex.org/W7027716524"],"related_works":["https://openalex.org/W2347486132","https://openalex.org/W2794789911","https://openalex.org/W2120447654","https://openalex.org/W2977179488","https://openalex.org/W4298134547","https://openalex.org/W2144453115","https://openalex.org/W2316789606","https://openalex.org/W2350340797","https://openalex.org/W2128223750","https://openalex.org/W4293224283"],"abstract_inverted_index":{"A":[0],"new":[1,44],"2D":[2],"isotropic":[3],"convolver":[4,45],"designed":[5],"to":[6],"operate":[7],"on":[8],"256":[9],"grey-level":[10],"images":[11],"is":[12],"presented.":[13],"When":[14],"realised":[15,50],"by":[16],"using":[17,51],"90":[18],"nm":[19],"1V":[20],"CMOS":[21],"technology,":[22],"the":[23,26],"core":[24],"of":[25,39],"proposed":[27],"circuit":[28],"exhibits":[29],"a":[30],"1.25-GHz":[31],"running":[32],"frequency":[33],"with":[34],"an":[35],"average":[36],"power":[37],"dissipation":[38],"only":[40],"\u22431":[41],"mW/MHz.":[42],"The":[43],"can":[46],"also":[47],"be":[48],"efficiently":[49],"FPGAs.":[52]},"counts_by_year":[{"year":2025,"cited_by_count":1},{"year":2024,"cited_by_count":1},{"year":2021,"cited_by_count":1},{"year":2020,"cited_by_count":1},{"year":2019,"cited_by_count":1},{"year":2016,"cited_by_count":2},{"year":2013,"cited_by_count":1}],"updated_date":"2026-07-23T08:03:31.855105","created_date":"2025-10-10T00:00:00"}