{"id":"https://openalex.org/W1997047612","doi":"https://doi.org/10.1049/iet-cds:20070045","title":"Wave realisation of filters and equalisers in log-domain","display_name":"Wave realisation of filters and equalisers in log-domain","publication_year":2007,"publication_date":"2007-12-13","ids":{"openalex":"https://openalex.org/W1997047612","doi":"https://doi.org/10.1049/iet-cds:20070045","mag":"1997047612"},"language":"en","primary_location":{"id":"doi:10.1049/iet-cds:20070045","is_oa":false,"landing_page_url":"https://doi.org/10.1049/iet-cds:20070045","pdf_url":null,"source":{"id":"https://openalex.org/S4210208150","display_name":"IET Circuits Devices & Systems","issn_l":"1751-858X","issn":["1751-858X","1751-8598"],"is_oa":false,"is_in_doaj":true,"is_core":true,"host_organization":"https://openalex.org/P4310311714","host_organization_name":"Institution of Engineering and Technology","host_organization_lineage":["https://openalex.org/P4310311714"],"host_organization_lineage_names":["Institution of Engineering and Technology"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IET Circuits, Devices & Systems","raw_type":"journal-article"},"type":"article","indexed_in":["crossref","doaj"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5078131146","display_name":"M.A. Teplechuk","orcid":null},"institutions":[],"countries":[],"is_corresponding":true,"raw_author_name":"M.A. Teplechuk","raw_affiliation_strings":["Dialog Semiconductor, 9-10 St Andrews Square, Edinburgh, EH2 2AF, UK"],"affiliations":[{"raw_affiliation_string":"Dialog Semiconductor, 9-10 St Andrews Square, Edinburgh, EH2 2AF, UK","institution_ids":[]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5048796037","display_name":"J.I. Sewell","orcid":"https://orcid.org/0000-0001-9701-377X"},"institutions":[{"id":"https://openalex.org/I7882870","display_name":"University of Glasgow","ror":"https://ror.org/00vtgdb53","country_code":"GB","type":"education","lineage":["https://openalex.org/I7882870"]}],"countries":["GB"],"is_corresponding":false,"raw_author_name":"J.I. Sewell","raw_affiliation_strings":["Department of Electronics and Electrical Engineering, University of Glasgow, Glasgow, G12 8LT, UK"],"affiliations":[{"raw_affiliation_string":"Department of Electronics and Electrical Engineering, University of Glasgow, Glasgow, G12 8LT, UK","institution_ids":["https://openalex.org/I7882870"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":["https://openalex.org/A5078131146"],"corresponding_institution_ids":[],"apc_list":{"value":2000,"currency":"EUR","value_usd":2200},"apc_paid":null,"fwci":0.2611,"has_fulltext":false,"cited_by_count":3,"citation_normalized_percentile":{"value":0.59601455,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":94},"biblio":{"volume":"1","issue":"6","first_page":"433","last_page":"443"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10187","display_name":"Radio Frequency Integrated Circuit Design","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.6512582302093506},{"id":"https://openalex.org/keywords/bicmos","display_name":"BiCMOS","score":0.6125738024711609},{"id":"https://openalex.org/keywords/heterojunction-bipolar-transistor","display_name":"Heterojunction bipolar transistor","score":0.54074627161026},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.5094903111457825},{"id":"https://openalex.org/keywords/bipolar-junction-transistor","display_name":"Bipolar junction transistor","score":0.438355952501297},{"id":"https://openalex.org/keywords/topology","display_name":"Topology (electrical circuits)","score":0.43539953231811523},{"id":"https://openalex.org/keywords/sensitivity","display_name":"Sensitivity (control systems)","score":0.429738312959671},{"id":"https://openalex.org/keywords/port","display_name":"Port (circuit theory)","score":0.42972755432128906},{"id":"https://openalex.org/keywords/realisation","display_name":"Realisation","score":0.4182102680206299},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.38467395305633545},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.3705018162727356},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.3206239342689514},{"id":"https://openalex.org/keywords/transistor","display_name":"Transistor","score":0.3013032078742981},{"id":"https://openalex.org/keywords/physics","display_name":"Physics","score":0.13927379250526428},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.10544723272323608}],"concepts":[{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.6512582302093506},{"id":"https://openalex.org/C62427370","wikidata":"https://www.wikidata.org/wiki/Q173416","display_name":"BiCMOS","level":4,"score":0.6125738024711609},{"id":"https://openalex.org/C173408217","wikidata":"https://www.wikidata.org/wiki/Q1428898","display_name":"Heterojunction bipolar transistor","level":5,"score":0.54074627161026},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.5094903111457825},{"id":"https://openalex.org/C23061349","wikidata":"https://www.wikidata.org/wiki/Q188946","display_name":"Bipolar junction transistor","level":4,"score":0.438355952501297},{"id":"https://openalex.org/C184720557","wikidata":"https://www.wikidata.org/wiki/Q7825049","display_name":"Topology (electrical circuits)","level":2,"score":0.43539953231811523},{"id":"https://openalex.org/C21200559","wikidata":"https://www.wikidata.org/wiki/Q7451068","display_name":"Sensitivity (control systems)","level":2,"score":0.429738312959671},{"id":"https://openalex.org/C32802771","wikidata":"https://www.wikidata.org/wiki/Q2443617","display_name":"Port (circuit theory)","level":2,"score":0.42972755432128906},{"id":"https://openalex.org/C2779462738","wikidata":"https://www.wikidata.org/wiki/Q17146409","display_name":"Realisation","level":2,"score":0.4182102680206299},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.38467395305633545},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.3705018162727356},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.3206239342689514},{"id":"https://openalex.org/C172385210","wikidata":"https://www.wikidata.org/wiki/Q5339","display_name":"Transistor","level":3,"score":0.3013032078742981},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.13927379250526428},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.10544723272323608},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1049/iet-cds:20070045","is_oa":false,"landing_page_url":"https://doi.org/10.1049/iet-cds:20070045","pdf_url":null,"source":{"id":"https://openalex.org/S4210208150","display_name":"IET Circuits Devices & Systems","issn_l":"1751-858X","issn":["1751-858X","1751-8598"],"is_oa":false,"is_in_doaj":true,"is_core":true,"host_organization":"https://openalex.org/P4310311714","host_organization_name":"Institution of Engineering and Technology","host_organization_lineage":["https://openalex.org/P4310311714"],"host_organization_lineage_names":["Institution of Engineering and Technology"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IET Circuits, Devices & Systems","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.46000000834465027,"display_name":"Sustainable cities and communities","id":"https://metadata.un.org/sdg/11"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":16,"referenced_works":["https://openalex.org/W1606276185","https://openalex.org/W1964727320","https://openalex.org/W1972310921","https://openalex.org/W1977550560","https://openalex.org/W1979683658","https://openalex.org/W1981746105","https://openalex.org/W1985200816","https://openalex.org/W2005838462","https://openalex.org/W2053098845","https://openalex.org/W2066110005","https://openalex.org/W2075735747","https://openalex.org/W2098342684","https://openalex.org/W2109266049","https://openalex.org/W2112355416","https://openalex.org/W2142587389","https://openalex.org/W2146439891"],"related_works":["https://openalex.org/W1492027935","https://openalex.org/W2140183546","https://openalex.org/W1567282658","https://openalex.org/W1544173589","https://openalex.org/W2393767093","https://openalex.org/W112868940","https://openalex.org/W2370543964","https://openalex.org/W1169114565","https://openalex.org/W2537721720","https://openalex.org/W2102511360"],"abstract_inverted_index":{"Log-domain":[0],"circuits":[1,8],"offer":[2],"a":[3,10],"low-power":[4],"property,":[5],"whereas":[6],"wave-derived":[7],"inherit":[9],"low-sensitivity":[11],"property":[12],"from":[13],"the":[14,28,34],"ladder":[15],"prototypes":[16],"and":[17,38,56,62],"are":[18,43,48,67],"less":[19],"prone":[20],"to":[21,27],"transistor":[22],"non-idealities.":[23],"A":[24],"novel":[25],"approach":[26],"design":[29,46,70,77],"of":[30,51],"wave":[31,40],"filters":[32,55],"in":[33,59],"log-domain":[35],"is":[36],"presented":[37],"several":[39],"two-port":[41],"topologies":[42],"investigated.":[44],"Important":[45],"properties":[47],"examined.":[49],"Realisations":[50],"direct":[52],"filters,":[53],"complex":[54],"group-delay":[57],"equalisers":[58],"typical":[60],"BJT":[61],"HBT":[63],"SiGe":[64],"BiCMOS":[65],"technologies":[66],"assessed.":[68],"The":[69],"procedures":[71],"have":[72],"been":[73],"incorporated":[74],"into":[75],"XFILTER":[76],"software.":[78]},"counts_by_year":[{"year":2015,"cited_by_count":1},{"year":2012,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}