{"id":"https://openalex.org/W7114765695","doi":"https://doi.org/10.1049/cds2/5943150","title":"Accuracy Improvement in Approximate Sum of Absolute Differences Circuit Using Error Correction Module for Difference Detection in Bio\u2010Images","display_name":"Accuracy Improvement in Approximate Sum of Absolute Differences Circuit Using Error Correction Module for Difference Detection in Bio\u2010Images","publication_year":2025,"publication_date":"2025-01-01","ids":{"openalex":"https://openalex.org/W7114765695","doi":"https://doi.org/10.1049/cds2/5943150"},"language":"en","primary_location":{"id":"doi:10.1049/cds2/5943150","is_oa":true,"landing_page_url":"https://doi.org/10.1049/cds2/5943150","pdf_url":null,"source":{"id":"https://openalex.org/S4210208150","display_name":"IET Circuits Devices & Systems","issn_l":"1751-858X","issn":["1751-858X","1751-8598"],"is_oa":true,"is_in_doaj":true,"is_core":true,"host_organization":"https://openalex.org/P4310311714","host_organization_name":"Institution of Engineering and Technology","host_organization_lineage":["https://openalex.org/P4310311714"],"host_organization_lineage_names":["Institution of Engineering and Technology"],"type":"journal"},"license":"cc-by","license_id":"https://openalex.org/licenses/cc-by","version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IET Circuits, Devices &amp; Systems","raw_type":"journal-article"},"type":"article","indexed_in":["crossref","doaj"],"open_access":{"is_oa":true,"oa_status":"gold","oa_url":"https://doi.org/10.1049/cds2/5943150","any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":null,"display_name":"Forouzan Bahrami","orcid":"https://orcid.org/0009-0000-8545-3559"},"institutions":[{"id":"https://openalex.org/I91138267","display_name":"Islamic Azad University of Shiraz","ror":"https://ror.org/03xbchh53","country_code":"IR","type":"education","lineage":["https://openalex.org/I110525433","https://openalex.org/I91138267"]}],"countries":["IR"],"is_corresponding":false,"raw_author_name":"Forouzan Bahrami","raw_affiliation_strings":["Department of Electrical Engineering ,  Shi.C. ,  Islamic Azad University ,  Shiraz ,  Iran , iaushiraz.ac.ir"],"raw_orcid":"https://orcid.org/0009-0000-8545-3559","affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering ,  Shi.C. ,  Islamic Azad University ,  Shiraz ,  Iran , iaushiraz.ac.ir","institution_ids":["https://openalex.org/I91138267"]}]},{"author_position":"middle","author":{"id":null,"display_name":"Saina Parvanehnezhad Shirazian","orcid":"https://orcid.org/0009-0002-7736-9327"},"institutions":[{"id":"https://openalex.org/I91138267","display_name":"Islamic Azad University of Shiraz","ror":"https://ror.org/03xbchh53","country_code":"IR","type":"education","lineage":["https://openalex.org/I110525433","https://openalex.org/I91138267"]}],"countries":["IR"],"is_corresponding":false,"raw_author_name":"Saina Parvanehnezhad Shirazian","raw_affiliation_strings":["Department of Electrical Engineering ,  Shi.C. ,  Islamic Azad University ,  Shiraz ,  Iran , iaushiraz.ac.ir"],"raw_orcid":"https://orcid.org/0009-0002-7736-9327","affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering ,  Shi.C. ,  Islamic Azad University ,  Shiraz ,  Iran , iaushiraz.ac.ir","institution_ids":["https://openalex.org/I91138267"]}]},{"author_position":"last","author":{"id":null,"display_name":"Nabiollah Shiri","orcid":"https://orcid.org/0000-0003-4683-1814"},"institutions":[{"id":"https://openalex.org/I91138267","display_name":"Islamic Azad University of Shiraz","ror":"https://ror.org/03xbchh53","country_code":"IR","type":"education","lineage":["https://openalex.org/I110525433","https://openalex.org/I91138267"]}],"countries":["IR"],"is_corresponding":true,"raw_author_name":"Nabiollah Shiri","raw_affiliation_strings":["Department of Electrical Engineering ,  Shi.C. ,  Islamic Azad University ,  Shiraz ,  Iran , iaushiraz.ac.ir"],"raw_orcid":"https://orcid.org/0000-0003-4683-1814","affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering ,  Shi.C. ,  Islamic Azad University ,  Shiraz ,  Iran , iaushiraz.ac.ir","institution_ids":["https://openalex.org/I91138267"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I91138267"],"apc_list":{"value":2000,"currency":"EUR","value_usd":2200},"apc_paid":{"value":2000,"currency":"EUR","value_usd":2200},"fwci":0.5254,"has_fulltext":false,"cited_by_count":1,"citation_normalized_percentile":{"value":0.73921995,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":95,"max":98},"biblio":{"volume":"2025","issue":"1","first_page":null,"last_page":null},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.4194999933242798,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.4194999933242798,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":0.3070000112056732,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T12808","display_name":"Ferroelectric and Negative Capacitance Devices","score":0.032099999487400055,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/gas-compressor","display_name":"Gas compressor","score":0.6531999707221985},{"id":"https://openalex.org/keywords/approximation-error","display_name":"Approximation error","score":0.5748000144958496},{"id":"https://openalex.org/keywords/embedding","display_name":"Embedding","score":0.5313000082969666},{"id":"https://openalex.org/keywords/power","display_name":"Power (physics)","score":0.5181999802589417},{"id":"https://openalex.org/keywords/error-detection-and-correction","display_name":"Error detection and correction","score":0.44600000977516174},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.44269999861717224},{"id":"https://openalex.org/keywords/adder","display_name":"Adder","score":0.4293999969959259},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.34769999980926514},{"id":"https://openalex.org/keywords/reduction","display_name":"Reduction (mathematics)","score":0.3467000126838684}],"concepts":[{"id":"https://openalex.org/C131097465","wikidata":"https://www.wikidata.org/wiki/Q178898","display_name":"Gas compressor","level":2,"score":0.6531999707221985},{"id":"https://openalex.org/C122383733","wikidata":"https://www.wikidata.org/wiki/Q865920","display_name":"Approximation error","level":2,"score":0.5748000144958496},{"id":"https://openalex.org/C41608201","wikidata":"https://www.wikidata.org/wiki/Q980509","display_name":"Embedding","level":2,"score":0.5313000082969666},{"id":"https://openalex.org/C163258240","wikidata":"https://www.wikidata.org/wiki/Q25342","display_name":"Power (physics)","level":2,"score":0.5181999802589417},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.492900013923645},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.4699000120162964},{"id":"https://openalex.org/C103088060","wikidata":"https://www.wikidata.org/wiki/Q1062839","display_name":"Error detection and correction","level":2,"score":0.44600000977516174},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.44269999861717224},{"id":"https://openalex.org/C164620267","wikidata":"https://www.wikidata.org/wiki/Q376953","display_name":"Adder","level":3,"score":0.4293999969959259},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.4207000136375427},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.34769999980926514},{"id":"https://openalex.org/C111335779","wikidata":"https://www.wikidata.org/wiki/Q3454686","display_name":"Reduction (mathematics)","level":2,"score":0.3467000126838684},{"id":"https://openalex.org/C94375191","wikidata":"https://www.wikidata.org/wiki/Q11205","display_name":"Arithmetic","level":1,"score":0.3443000018596649},{"id":"https://openalex.org/C530198007","wikidata":"https://www.wikidata.org/wiki/Q80831","display_name":"Integrated circuit","level":2,"score":0.3402999937534332},{"id":"https://openalex.org/C172385210","wikidata":"https://www.wikidata.org/wiki/Q5339","display_name":"Transistor","level":3,"score":0.33570000529289246},{"id":"https://openalex.org/C157922185","wikidata":"https://www.wikidata.org/wiki/Q173198","display_name":"Logic synthesis","level":3,"score":0.3010999858379364},{"id":"https://openalex.org/C2779530757","wikidata":"https://www.wikidata.org/wiki/Q1207505","display_name":"Quality (philosophy)","level":2,"score":0.29429998993873596},{"id":"https://openalex.org/C190560348","wikidata":"https://www.wikidata.org/wiki/Q3245116","display_name":"Circuit design","level":2,"score":0.29350000619888306},{"id":"https://openalex.org/C188154048","wikidata":"https://www.wikidata.org/wiki/Q6803609","display_name":"Mean absolute error","level":3,"score":0.2800000011920929},{"id":"https://openalex.org/C3018824978","wikidata":"https://www.wikidata.org/wiki/Q2894891","display_name":"Error analysis","level":2,"score":0.2750000059604645},{"id":"https://openalex.org/C4305246","wikidata":"https://www.wikidata.org/wiki/Q3885225","display_name":"Least significant bit","level":2,"score":0.27309998869895935},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.2718999981880188},{"id":"https://openalex.org/C14580979","wikidata":"https://www.wikidata.org/wiki/Q876049","display_name":"Very-large-scale integration","level":2,"score":0.27160000801086426},{"id":"https://openalex.org/C139945424","wikidata":"https://www.wikidata.org/wiki/Q1940696","display_name":"Mean squared error","level":2,"score":0.2678999900817871},{"id":"https://openalex.org/C77390884","wikidata":"https://www.wikidata.org/wiki/Q217302","display_name":"Application-specific integrated circuit","level":2,"score":0.2655999958515167},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.26089999079704285},{"id":"https://openalex.org/C122637931","wikidata":"https://www.wikidata.org/wiki/Q118084","display_name":"Unit (ring theory)","level":2,"score":0.25589999556541443}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1049/cds2/5943150","is_oa":true,"landing_page_url":"https://doi.org/10.1049/cds2/5943150","pdf_url":null,"source":{"id":"https://openalex.org/S4210208150","display_name":"IET Circuits Devices & Systems","issn_l":"1751-858X","issn":["1751-858X","1751-8598"],"is_oa":true,"is_in_doaj":true,"is_core":true,"host_organization":"https://openalex.org/P4310311714","host_organization_name":"Institution of Engineering and Technology","host_organization_lineage":["https://openalex.org/P4310311714"],"host_organization_lineage_names":["Institution of Engineering and Technology"],"type":"journal"},"license":"cc-by","license_id":"https://openalex.org/licenses/cc-by","version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IET Circuits, Devices &amp; Systems","raw_type":"journal-article"}],"best_oa_location":{"id":"doi:10.1049/cds2/5943150","is_oa":true,"landing_page_url":"https://doi.org/10.1049/cds2/5943150","pdf_url":null,"source":{"id":"https://openalex.org/S4210208150","display_name":"IET Circuits Devices & Systems","issn_l":"1751-858X","issn":["1751-858X","1751-8598"],"is_oa":true,"is_in_doaj":true,"is_core":true,"host_organization":"https://openalex.org/P4310311714","host_organization_name":"Institution of Engineering and Technology","host_organization_lineage":["https://openalex.org/P4310311714"],"host_organization_lineage_names":["Institution of Engineering and Technology"],"type":"journal"},"license":"cc-by","license_id":"https://openalex.org/licenses/cc-by","version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IET Circuits, Devices &amp; Systems","raw_type":"journal-article"},"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":17,"referenced_works":["https://openalex.org/W2124651102","https://openalex.org/W2125532633","https://openalex.org/W2577531088","https://openalex.org/W2578985517","https://openalex.org/W2742226725","https://openalex.org/W2752317749","https://openalex.org/W3048414096","https://openalex.org/W3096150904","https://openalex.org/W3150018815","https://openalex.org/W3201287007","https://openalex.org/W3206763996","https://openalex.org/W4317934042","https://openalex.org/W4319878806","https://openalex.org/W4327600936","https://openalex.org/W4366506446","https://openalex.org/W4401246482","https://openalex.org/W4402112676"],"related_works":[],"abstract_inverted_index":{"Approximate":[0],"computing":[1],"(AC)\u2010based":[2],"arithmetic":[3],"circuits":[4,191],"have":[5],"not":[6,24],"been":[7],"reliable":[8],"in":[9,96,153,195],"sensitive":[10],"applications":[11],"like":[12],"difference":[13],"detection":[14],"of":[15,55,79,88,106,115,149,164,172,175,182,189],"bioimages.":[16,123],"This":[17],"article":[18],"declares":[19],"that":[20,192],"the":[21,63,74,86,89,94,101,104,107,116,127,130,136,147,150,156,165,173,179],"challenge":[22],"is":[23,39,43,60,70],"established":[25],"constantly.":[26],"Accordingly,":[27],"a":[28,51,186],"new":[29,187],"AC\u2010based":[30,190],"compressor":[31,95,134,152],"with":[32,126],"16":[33],"transistors":[34],"based":[35],"on":[36],"compound":[37],"gates":[38],"proposed.":[40],"The":[41,82,110,168],"cell":[42],"implemented":[44],"by":[45,141,159],"complementary":[46],"metal\u2013oxide\u2010semiconductor":[47],"(CMOS)":[48],"technology,":[49],"and":[50,76,85,100,113,122,138,143,161,170],"novel":[52],"approximate":[53,80,132],"sum":[54],"absolute":[56],"differences":[57],"(SADs)":[58],"unit":[59],"proposed":[61,108,151],"using":[62],"compressor.":[64],"Also,":[65],"an":[66],"error\u2010correction":[67],"module":[68],"(ECM)":[69],"presented":[71],"to":[72],"improve":[73],"accuracy":[75,87,112,171],"error":[77],"reduction":[78],"SAD.":[81],"circuit":[83],"performance":[84,114],"output":[90],"image":[91],"after":[92],"embedding":[93],"SAD":[97,117,154],"are":[98,118,193],"extracted,":[99],"results":[102],"show":[103],"superiority":[105],"circuits.":[109],"acceptable":[111],"proven":[119],"versus":[120],"standard":[121],"In":[124],"comparison":[125],"exact":[128],"type,":[129],"represented":[131],"4:2":[133],"reduces":[135,162],"power":[137,158],"power\u2010delay\u2010product":[139],"(PDP)":[140],"80%":[142],"96%,":[144],"respectively,":[145],"while":[146],"utilization":[148],"decreases":[155],"average":[157,166],"35%":[160],"43%":[163],"PDP.":[167],"quality":[169],"figure":[174],"merits":[176],"(FoMs)":[177],"support":[178],"main":[180],"idea":[181],"this":[183],"study":[184],"for":[185],"generation":[188],"applicable":[194],"bioimage":[196],"processing.":[197]},"counts_by_year":[{"year":2026,"cited_by_count":1}],"updated_date":"2026-06-14T06:11:07.267592","created_date":"2025-12-11T00:00:00"}
