{"id":"https://openalex.org/W7102596925","doi":"https://doi.org/10.1049/cds2/5591883","title":"Bayesian\u2010Optimization\u2010Based Post\u2010Silicon Offset\u2010Cancelation Technique for Analog Multipliers","display_name":"Bayesian\u2010Optimization\u2010Based Post\u2010Silicon Offset\u2010Cancelation Technique for Analog Multipliers","publication_year":2025,"publication_date":"2025-01-01","ids":{"openalex":"https://openalex.org/W7102596925","doi":"https://doi.org/10.1049/cds2/5591883"},"language":"en","primary_location":{"id":"doi:10.1049/cds2/5591883","is_oa":true,"landing_page_url":"https://doi.org/10.1049/cds2/5591883","pdf_url":"https://onlinelibrary.wiley.com/doi/pdfdirect/10.1049/cds2/5591883","source":{"id":"https://openalex.org/S4210208150","display_name":"IET Circuits Devices & Systems","issn_l":"1751-858X","issn":["1751-858X","1751-8598"],"is_oa":true,"is_in_doaj":true,"is_core":true,"host_organization":"https://openalex.org/P4310311714","host_organization_name":"Institution of Engineering and Technology","host_organization_lineage":["https://openalex.org/P4310311714"],"host_organization_lineage_names":["Institution of Engineering and Technology"],"type":"journal"},"license":"cc-by","license_id":"https://openalex.org/licenses/cc-by","version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IET Circuits, Devices & Systems","raw_type":"journal-article"},"type":"article","indexed_in":["crossref","doaj"],"open_access":{"is_oa":true,"oa_status":"gold","oa_url":"https://onlinelibrary.wiley.com/doi/pdfdirect/10.1049/cds2/5591883","any_repository_has_fulltext":true},"authorships":[{"author_position":"first","author":{"id":null,"display_name":"Thisara Kulatunga","orcid":"https://orcid.org/0009-0006-7244-5676"},"institutions":[{"id":"https://openalex.org/I168635309","display_name":"University of Calgary","ror":"https://ror.org/03yjb2x39","country_code":"CA","type":"education","lineage":["https://openalex.org/I168635309"]}],"countries":["CA"],"is_corresponding":false,"raw_author_name":"Thisara Kulatunga","raw_affiliation_strings":["Department of Electrical and Software Engineering ,  University of Calgary ,  Calgary ,  Alberta ,  Canada , ucalgary.ca"],"raw_orcid":"https://orcid.org/0009-0006-7244-5676","affiliations":[{"raw_affiliation_string":"Department of Electrical and Software Engineering ,  University of Calgary ,  Calgary ,  Alberta ,  Canada , ucalgary.ca","institution_ids":["https://openalex.org/I168635309"]}]},{"author_position":"middle","author":{"id":null,"display_name":"Svetlana Yanushkevich","orcid":"https://orcid.org/0000-0003-4794-9849"},"institutions":[{"id":"https://openalex.org/I168635309","display_name":"University of Calgary","ror":"https://ror.org/03yjb2x39","country_code":"CA","type":"education","lineage":["https://openalex.org/I168635309"]}],"countries":["CA"],"is_corresponding":false,"raw_author_name":"Svetlana Yanushkevich","raw_affiliation_strings":["Department of Electrical and Software Engineering ,  University of Calgary ,  Calgary ,  Alberta ,  Canada , ucalgary.ca"],"raw_orcid":"https://orcid.org/0000-0003-4794-9849","affiliations":[{"raw_affiliation_string":"Department of Electrical and Software Engineering ,  University of Calgary ,  Calgary ,  Alberta ,  Canada , ucalgary.ca","institution_ids":["https://openalex.org/I168635309"]}]},{"author_position":"last","author":{"id":null,"display_name":"Leonid Belostotski","orcid":"https://orcid.org/0000-0002-5228-6907"},"institutions":[{"id":"https://openalex.org/I168635309","display_name":"University of Calgary","ror":"https://ror.org/03yjb2x39","country_code":"CA","type":"education","lineage":["https://openalex.org/I168635309"]}],"countries":["CA"],"is_corresponding":true,"raw_author_name":"Leonid Belostotski","raw_affiliation_strings":["Department of Electrical and Software Engineering ,  University of Calgary ,  Calgary ,  Alberta ,  Canada , ucalgary.ca"],"raw_orcid":"https://orcid.org/0000-0002-5228-6907","affiliations":[{"raw_affiliation_string":"Department of Electrical and Software Engineering ,  University of Calgary ,  Calgary ,  Alberta ,  Canada , ucalgary.ca","institution_ids":["https://openalex.org/I168635309"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I168635309"],"apc_list":{"value":2200,"currency":"USD","value_usd":2200},"apc_paid":{"value":2200,"currency":"USD","value_usd":2200},"fwci":0.315,"has_fulltext":false,"cited_by_count":1,"citation_normalized_percentile":{"value":0.5947545,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":94,"max":97},"biblio":{"volume":"2025","issue":"1","first_page":null,"last_page":null},"is_retracted":false,"is_paratext":false,"is_xpac":true,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.3278999924659729,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.3278999924659729,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.25999999046325684,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":0.21789999306201935,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/offset","display_name":"Offset (computer science)","score":0.777899980545044},{"id":"https://openalex.org/keywords/mnist-database","display_name":"MNIST database","score":0.7324000000953674},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.6492999792098999},{"id":"https://openalex.org/keywords/multiplier","display_name":"Multiplier (economics)","score":0.6122999787330627},{"id":"https://openalex.org/keywords/analog-multiplier","display_name":"Analog multiplier","score":0.4821999967098236},{"id":"https://openalex.org/keywords/input-offset-voltage","display_name":"Input offset voltage","score":0.35920000076293945},{"id":"https://openalex.org/keywords/integrated-circuit","display_name":"Integrated circuit","score":0.34689998626708984},{"id":"https://openalex.org/keywords/dc-bias","display_name":"DC bias","score":0.3465000092983246}],"concepts":[{"id":"https://openalex.org/C175291020","wikidata":"https://www.wikidata.org/wiki/Q1156822","display_name":"Offset (computer science)","level":2,"score":0.777899980545044},{"id":"https://openalex.org/C190502265","wikidata":"https://www.wikidata.org/wiki/Q17069496","display_name":"MNIST database","level":3,"score":0.7324000000953674},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.6492999792098999},{"id":"https://openalex.org/C124584101","wikidata":"https://www.wikidata.org/wiki/Q1053266","display_name":"Multiplier (economics)","level":2,"score":0.6122999787330627},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.5257999897003174},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5022000074386597},{"id":"https://openalex.org/C98142538","wikidata":"https://www.wikidata.org/wiki/Q485005","display_name":"Analog multiplier","level":4,"score":0.4821999967098236},{"id":"https://openalex.org/C63651839","wikidata":"https://www.wikidata.org/wiki/Q478566","display_name":"Input offset voltage","level":5,"score":0.35920000076293945},{"id":"https://openalex.org/C530198007","wikidata":"https://www.wikidata.org/wiki/Q80831","display_name":"Integrated circuit","level":2,"score":0.34689998626708984},{"id":"https://openalex.org/C88682704","wikidata":"https://www.wikidata.org/wiki/Q2907415","display_name":"DC bias","level":3,"score":0.3465000092983246},{"id":"https://openalex.org/C20254490","wikidata":"https://www.wikidata.org/wiki/Q719550","display_name":"Biasing","level":3,"score":0.33500000834465027},{"id":"https://openalex.org/C2778422915","wikidata":"https://www.wikidata.org/wiki/Q10302051","display_name":"Converters","level":3,"score":0.33160001039505005},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.32109999656677246},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.29820001125335693},{"id":"https://openalex.org/C190560348","wikidata":"https://www.wikidata.org/wiki/Q3245116","display_name":"Circuit design","level":2,"score":0.2955000102519989},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.2922999858856201},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.2802000045776367},{"id":"https://openalex.org/C60154766","wikidata":"https://www.wikidata.org/wiki/Q2650458","display_name":"Successive approximation ADC","level":4,"score":0.2802000045776367},{"id":"https://openalex.org/C2777303404","wikidata":"https://www.wikidata.org/wiki/Q759757","display_name":"Convergence (economics)","level":2,"score":0.27950000762939453},{"id":"https://openalex.org/C29074008","wikidata":"https://www.wikidata.org/wiki/Q174925","display_name":"Analogue electronics","level":3,"score":0.2623000144958496},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.25850000977516174}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1049/cds2/5591883","is_oa":true,"landing_page_url":"https://doi.org/10.1049/cds2/5591883","pdf_url":"https://onlinelibrary.wiley.com/doi/pdfdirect/10.1049/cds2/5591883","source":{"id":"https://openalex.org/S4210208150","display_name":"IET Circuits Devices & Systems","issn_l":"1751-858X","issn":["1751-858X","1751-8598"],"is_oa":true,"is_in_doaj":true,"is_core":true,"host_organization":"https://openalex.org/P4310311714","host_organization_name":"Institution of Engineering and Technology","host_organization_lineage":["https://openalex.org/P4310311714"],"host_organization_lineage_names":["Institution of Engineering and Technology"],"type":"journal"},"license":"cc-by","license_id":"https://openalex.org/licenses/cc-by","version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IET Circuits, Devices & Systems","raw_type":"journal-article"},{"id":"pmh:oai:doaj.org/article:6a4d66acc3834f1d92c04f9d21134619","is_oa":true,"landing_page_url":"https://doaj.org/article/6a4d66acc3834f1d92c04f9d21134619","pdf_url":null,"source":{"id":"https://openalex.org/S4306401280","display_name":"DOAJ (DOAJ: Directory of Open Access Journals)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"repository"},"license":"cc-by-sa","license_id":"https://openalex.org/licenses/cc-by-sa","version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"IET Circuits, Devices and Systems, Vol 2025 (2025)","raw_type":"article"}],"best_oa_location":{"id":"doi:10.1049/cds2/5591883","is_oa":true,"landing_page_url":"https://doi.org/10.1049/cds2/5591883","pdf_url":"https://onlinelibrary.wiley.com/doi/pdfdirect/10.1049/cds2/5591883","source":{"id":"https://openalex.org/S4210208150","display_name":"IET Circuits Devices & Systems","issn_l":"1751-858X","issn":["1751-858X","1751-8598"],"is_oa":true,"is_in_doaj":true,"is_core":true,"host_organization":"https://openalex.org/P4310311714","host_organization_name":"Institution of Engineering and Technology","host_organization_lineage":["https://openalex.org/P4310311714"],"host_organization_lineage_names":["Institution of Engineering and Technology"],"type":"journal"},"license":"cc-by","license_id":"https://openalex.org/licenses/cc-by","version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IET Circuits, Devices & Systems","raw_type":"journal-article"},"sustainable_development_goals":[],"awards":[{"id":"https://openalex.org/G7162594451","display_name":null,"funder_award_id":"RTI/00075-2021","funder_id":"https://openalex.org/F4320334593","funder_display_name":"Natural Sciences and Engineering Research Council of Canada"},{"id":"https://openalex.org/G7459550735","display_name":null,"funder_award_id":"950-228619","funder_id":"https://openalex.org/F4320320994","funder_display_name":"Canada Research Chairs"},{"id":"https://openalex.org/G8133022439","display_name":null,"funder_award_id":"RGPIN/03271","funder_id":"https://openalex.org/F4320334593","funder_display_name":"Natural Sciences and Engineering Research Council of Canada"}],"funders":[{"id":"https://openalex.org/F4320320994","display_name":"Canada Research Chairs","ror":"https://ror.org/0517h6h17"},{"id":"https://openalex.org/F4320334593","display_name":"Natural Sciences and Engineering Research Council of Canada","ror":"https://ror.org/01h531d29"}],"has_content":{"pdf":true,"grobid_xml":false},"content_urls":{"pdf":"https://content.openalex.org/works/W7102596925.pdf"},"referenced_works_count":41,"referenced_works":["https://openalex.org/W1526388984","https://openalex.org/W1542981317","https://openalex.org/W1550374167","https://openalex.org/W1972007873","https://openalex.org/W1973258782","https://openalex.org/W1977001025","https://openalex.org/W2028387899","https://openalex.org/W2042659401","https://openalex.org/W2046857741","https://openalex.org/W2079606844","https://openalex.org/W2107688009","https://openalex.org/W2116505951","https://openalex.org/W2119634474","https://openalex.org/W2124910967","https://openalex.org/W2132178810","https://openalex.org/W2133531776","https://openalex.org/W2136272414","https://openalex.org/W2147099349","https://openalex.org/W2167958387","https://openalex.org/W2169365960","https://openalex.org/W2171843308","https://openalex.org/W2171945059","https://openalex.org/W2172228988","https://openalex.org/W2323986115","https://openalex.org/W2399958287","https://openalex.org/W2407840779","https://openalex.org/W2419845396","https://openalex.org/W2526812109","https://openalex.org/W2560598474","https://openalex.org/W2768194408","https://openalex.org/W2787350631","https://openalex.org/W2787910947","https://openalex.org/W2987956272","https://openalex.org/W2989830252","https://openalex.org/W3128641341","https://openalex.org/W3157580548","https://openalex.org/W4221119758","https://openalex.org/W4249018771","https://openalex.org/W4251455673","https://openalex.org/W4283771310","https://openalex.org/W4312614633"],"related_works":[],"abstract_inverted_index":{"This":[0],"paper":[1],"presents":[2],"a":[3,24],"software\u2010controlled":[4],"offset\u2010cancelation":[5],"technique":[6,20],"for":[7,30,116],"analog":[8],"multipliers":[9],"that":[10,106],"relies":[11],"on":[12,23],"the":[13,19,48,52,60,78,81,107,112],"Bayesian\u2010optimization":[14],"algorithm.":[15],"The":[16],"capability":[17],"of":[18,70,80,91],"was":[21,28,56],"investigated":[22],"test":[25],"multiplier,":[26],"which":[27],"developed":[29],"future":[31],"use":[32],"in":[33],"machine":[34],"learning":[35,113],"(ML)":[36],"accelerators":[37],"whose":[38],"convergence":[39],"is":[40],"sensitive":[41],"to":[42,58,75,97,100,124],"process\u2010variation\u2010induced":[43],"DC":[44],"offsets.":[45],"By":[46],"adjusting":[47],"multiplier":[49,84],"biasing":[50],"voltages,":[51],"proposed":[53,108],"Bayesian\u2010optimization\u2010based":[54],"method":[55],"able":[57],"reduce":[59],"offset":[61,69,98,109],"within":[62],"\u00b11.8":[63],"mV":[64],"from":[65,94,121],"an":[66,87],"uncorrected":[67],"maximum":[68],"10.6":[71],"mV.":[72],"In":[73],"addition":[74],"reducing":[76],"offsets,":[77],"measurements":[79],"65\u2010nm":[82],"CMOS":[83],"also":[85],"showed":[86],"average":[88],"linearity\u2010error":[89],"improvement":[90],"nearly":[92],"10%,":[93],"12.2%":[95],"prior":[96],"correction":[99,110],"2.2%":[101],"after":[102],"correction.":[103],"We":[104],"demonstrate":[105],"improved":[111],"outcome":[114],"accuracy":[115],"MNIST":[117],"dataset":[118],"digit":[119],"classification":[120],"approximately":[122],"10%":[123],"90%.":[125]},"counts_by_year":[{"year":2026,"cited_by_count":1}],"updated_date":"2026-07-25T09:21:30.201066","created_date":"2025-10-31T00:00:00"}