{"id":"https://openalex.org/W1580813266","doi":"https://doi.org/10.1023/a:1014989408897","title":"Enhanced Reduced Pin-Count Test for Full-Scan Design","display_name":"Enhanced Reduced Pin-Count Test for Full-Scan Design","publication_year":2002,"publication_date":"2002-04-01","ids":{"openalex":"https://openalex.org/W1580813266","doi":"https://doi.org/10.1023/a:1014989408897","mag":"1580813266"},"language":"en","primary_location":{"id":"doi:10.1023/a:1014989408897","is_oa":false,"landing_page_url":"https://doi.org/10.1023/a:1014989408897","pdf_url":null,"source":{"id":"https://openalex.org/S200807567","display_name":"Journal of Electronic Testing","issn_l":"0923-8174","issn":["0923-8174","1573-0727"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319900","host_organization_name":"Springer Science+Business Media","host_organization_lineage":["https://openalex.org/P4310319900","https://openalex.org/P4310319965"],"host_organization_lineage_names":["Springer Science+Business Media","Springer Nature"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Journal of Electronic Testing","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5062126489","display_name":"Harald Vranken","orcid":"https://orcid.org/0000-0003-4541-6475"},"institutions":[{"id":"https://openalex.org/I4210122849","display_name":"Philips (Netherlands)","ror":"https://ror.org/02p2bgp27","country_code":"NL","type":"company","lineage":["https://openalex.org/I4210122849"]},{"id":"https://openalex.org/I109147379","display_name":"NXP (Netherlands)","ror":"https://ror.org/059be4e97","country_code":"NL","type":"company","lineage":["https://openalex.org/I109147379"]}],"countries":["NL"],"is_corresponding":true,"raw_author_name":"Harald Vranken","raw_affiliation_strings":["Philips Research Laboratories, IC Design\u2014Digital Design & Test, Prof. Holstlaan 4, M/S WAY-41, 5656 AA, Eindhoven, The Netherlands","Philips Research Laboratories, IC Design\u2014Digital Design & Test, Prof. Holstlaan 4, M/S WAY-41, 5656 AA, Eindhoven, The Netherlands. harald.vranken@philips.com"],"affiliations":[{"raw_affiliation_string":"Philips Research Laboratories, IC Design\u2014Digital Design & Test, Prof. Holstlaan 4, M/S WAY-41, 5656 AA, Eindhoven, The Netherlands","institution_ids":["https://openalex.org/I4210122849"]},{"raw_affiliation_string":"Philips Research Laboratories, IC Design\u2014Digital Design & Test, Prof. Holstlaan 4, M/S WAY-41, 5656 AA, Eindhoven, The Netherlands. harald.vranken@philips.com","institution_ids":["https://openalex.org/I109147379","https://openalex.org/I4210122849"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5038993405","display_name":"T. Waayers","orcid":null},"institutions":[{"id":"https://openalex.org/I1329325741","display_name":"Philips (Finland)","ror":"https://ror.org/01g4jev56","country_code":"FI","type":"company","lineage":["https://openalex.org/I1329325741","https://openalex.org/I4210122849"]},{"id":"https://openalex.org/I4210122849","display_name":"Philips (Netherlands)","ror":"https://ror.org/02p2bgp27","country_code":"NL","type":"company","lineage":["https://openalex.org/I4210122849"]}],"countries":["FI","NL"],"is_corresponding":false,"raw_author_name":"Tom Waayers","raw_affiliation_strings":["Electronic Design & Tools, Philips Research Laboratories, Prof. Holstlaan 4, M/S WAY-31, 5656 AA, Eindhoven, The Netherlands","Philips Research Laboratories, Electronic Design & Tools, Prof. Holstlaan 4, M/S WAY-31, 5656 AA, Eindhoven, The Netherlands. tom.waayers@philips.com"],"affiliations":[{"raw_affiliation_string":"Electronic Design & Tools, Philips Research Laboratories, Prof. Holstlaan 4, M/S WAY-31, 5656 AA, Eindhoven, The Netherlands","institution_ids":["https://openalex.org/I1329325741"]},{"raw_affiliation_string":"Philips Research Laboratories, Electronic Design & Tools, Prof. Holstlaan 4, M/S WAY-31, 5656 AA, Eindhoven, The Netherlands. tom.waayers@philips.com","institution_ids":["https://openalex.org/I4210122849"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5043340550","display_name":"Herv\u00e9 Fleury","orcid":"https://orcid.org/0000-0002-5318-489X"},"institutions":[{"id":"https://openalex.org/I109147379","display_name":"NXP (Netherlands)","ror":"https://ror.org/059be4e97","country_code":"NL","type":"company","lineage":["https://openalex.org/I109147379"]}],"countries":["NL"],"is_corresponding":false,"raw_author_name":"Herv\u00e9 Fleury","raw_affiliation_strings":["IC Development\u2014Design for Test, Philips Semiconductors, 2, Rue de la Girafe, 14079, Caen Cedex 5, France","Philips Semiconductors, IC Development\u2014Design for Test, 2, Rue de la Girafe, 14079 Caen Cedex 5, France. herve.fleury@philips.com#TAB#"],"affiliations":[{"raw_affiliation_string":"IC Development\u2014Design for Test, Philips Semiconductors, 2, Rue de la Girafe, 14079, Caen Cedex 5, France","institution_ids":["https://openalex.org/I109147379"]},{"raw_affiliation_string":"Philips Semiconductors, IC Development\u2014Design for Test, 2, Rue de la Girafe, 14079 Caen Cedex 5, France. herve.fleury@philips.com#TAB#","institution_ids":["https://openalex.org/I109147379"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5011901783","display_name":"David Lelouvier","orcid":null},"institutions":[{"id":"https://openalex.org/I109147379","display_name":"NXP (Netherlands)","ror":"https://ror.org/059be4e97","country_code":"NL","type":"company","lineage":["https://openalex.org/I109147379"]}],"countries":["NL"],"is_corresponding":false,"raw_author_name":"David Lelouvier","raw_affiliation_strings":["Test & Product Engineering, Philips Semiconductors, 2, Rue de la Girafe, 14079, Caen Cedex 5, France","Philips Semiconductors, Test & Product Engineering, 2, Rue de la Girafe, 14079 Caen Cedex 5, France. david.lelouvier@philips.com#TAB#"],"affiliations":[{"raw_affiliation_string":"Test & Product Engineering, Philips Semiconductors, 2, Rue de la Girafe, 14079, Caen Cedex 5, France","institution_ids":["https://openalex.org/I109147379"]},{"raw_affiliation_string":"Philips Semiconductors, Test & Product Engineering, 2, Rue de la Girafe, 14079 Caen Cedex 5, France. david.lelouvier@philips.com#TAB#","institution_ids":["https://openalex.org/I109147379"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":4,"corresponding_author_ids":["https://openalex.org/A5062126489"],"corresponding_institution_ids":["https://openalex.org/I109147379","https://openalex.org/I4210122849"],"apc_list":{"value":2390,"currency":"EUR","value_usd":2990},"apc_paid":null,"fwci":0.417,"has_fulltext":false,"cited_by_count":10,"citation_normalized_percentile":{"value":0.55695697,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":94},"biblio":{"volume":"18","issue":"2","first_page":"129","last_page":"143"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T14117","display_name":"Integrated Circuits and Semiconductor Failure Analysis","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T13293","display_name":"Engineering and Test Systems","score":0.9936000108718872,"subfield":{"id":"https://openalex.org/subfields/2207","display_name":"Control and Systems Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/boundary-scan","display_name":"Boundary scan","score":0.9570918083190918},{"id":"https://openalex.org/keywords/scan-chain","display_name":"Scan chain","score":0.8163810968399048},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.6029683351516724},{"id":"https://openalex.org/keywords/design-for-testing","display_name":"Design for testing","score":0.5814673900604248},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5234429240226746},{"id":"https://openalex.org/keywords/multiplexing","display_name":"Multiplexing","score":0.48742273449897766},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.4425271153450012},{"id":"https://openalex.org/keywords/test-compression","display_name":"Test compression","score":0.4206804633140564},{"id":"https://openalex.org/keywords/digital-electronics","display_name":"Digital electronics","score":0.41590628027915955},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.4109536409378052},{"id":"https://openalex.org/keywords/automatic-test-pattern-generation","display_name":"Automatic test pattern generation","score":0.3682732582092285},{"id":"https://openalex.org/keywords/integrated-circuit","display_name":"Integrated circuit","score":0.3520016372203827},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.3386303186416626},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.3275473117828369},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.23610028624534607},{"id":"https://openalex.org/keywords/testability","display_name":"Testability","score":0.1834370195865631},{"id":"https://openalex.org/keywords/reliability-engineering","display_name":"Reliability engineering","score":0.11032044887542725},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.08348113298416138}],"concepts":[{"id":"https://openalex.org/C992767","wikidata":"https://www.wikidata.org/wiki/Q895156","display_name":"Boundary scan","level":3,"score":0.9570918083190918},{"id":"https://openalex.org/C150012182","wikidata":"https://www.wikidata.org/wiki/Q225990","display_name":"Scan chain","level":3,"score":0.8163810968399048},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.6029683351516724},{"id":"https://openalex.org/C190874656","wikidata":"https://www.wikidata.org/wiki/Q5264347","display_name":"Design for testing","level":3,"score":0.5814673900604248},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5234429240226746},{"id":"https://openalex.org/C19275194","wikidata":"https://www.wikidata.org/wiki/Q222903","display_name":"Multiplexing","level":2,"score":0.48742273449897766},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.4425271153450012},{"id":"https://openalex.org/C29652920","wikidata":"https://www.wikidata.org/wiki/Q7705757","display_name":"Test compression","level":4,"score":0.4206804633140564},{"id":"https://openalex.org/C81843906","wikidata":"https://www.wikidata.org/wiki/Q173156","display_name":"Digital electronics","level":3,"score":0.41590628027915955},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.4109536409378052},{"id":"https://openalex.org/C17626397","wikidata":"https://www.wikidata.org/wiki/Q837455","display_name":"Automatic test pattern generation","level":3,"score":0.3682732582092285},{"id":"https://openalex.org/C530198007","wikidata":"https://www.wikidata.org/wiki/Q80831","display_name":"Integrated circuit","level":2,"score":0.3520016372203827},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.3386303186416626},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.3275473117828369},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.23610028624534607},{"id":"https://openalex.org/C51234621","wikidata":"https://www.wikidata.org/wiki/Q2149495","display_name":"Testability","level":2,"score":0.1834370195865631},{"id":"https://openalex.org/C200601418","wikidata":"https://www.wikidata.org/wiki/Q2193887","display_name":"Reliability engineering","level":1,"score":0.11032044887542725},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.08348113298416138}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1023/a:1014989408897","is_oa":false,"landing_page_url":"https://doi.org/10.1023/a:1014989408897","pdf_url":null,"source":{"id":"https://openalex.org/S200807567","display_name":"Journal of Electronic Testing","issn_l":"0923-8174","issn":["0923-8174","1573-0727"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319900","host_organization_name":"Springer Science+Business Media","host_organization_lineage":["https://openalex.org/P4310319900","https://openalex.org/P4310319965"],"host_organization_lineage_names":["Springer Science+Business Media","Springer Nature"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Journal of Electronic Testing","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Industry, innovation and infrastructure","id":"https://metadata.un.org/sdg/9","score":0.5299999713897705}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":16,"referenced_works":["https://openalex.org/W1908802429","https://openalex.org/W1915674790","https://openalex.org/W1930127001","https://openalex.org/W1991035950","https://openalex.org/W2026037646","https://openalex.org/W2042947574","https://openalex.org/W2074193689","https://openalex.org/W2099689109","https://openalex.org/W2105809177","https://openalex.org/W2107800433","https://openalex.org/W2128823151","https://openalex.org/W2147710469","https://openalex.org/W2152763367","https://openalex.org/W2161127763","https://openalex.org/W2363020552","https://openalex.org/W2503952136"],"related_works":["https://openalex.org/W2127184179","https://openalex.org/W3088373974","https://openalex.org/W2160753176","https://openalex.org/W2157212570","https://openalex.org/W4253246424","https://openalex.org/W2049913894","https://openalex.org/W4230966676","https://openalex.org/W2520108610","https://openalex.org/W2111803469","https://openalex.org/W2129020400"],"abstract_inverted_index":null,"counts_by_year":[{"year":2023,"cited_by_count":1},{"year":2021,"cited_by_count":1},{"year":2017,"cited_by_count":1},{"year":2012,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2016-06-24T00:00:00"}