{"id":"https://openalex.org/W1497764933","doi":"https://doi.org/10.1023/a:1011141304485","title":"On the Boosting of Instruction Scheduling by Renaming","display_name":"On the Boosting of Instruction Scheduling by Renaming","publication_year":2001,"publication_date":"2001-06-01","ids":{"openalex":"https://openalex.org/W1497764933","doi":"https://doi.org/10.1023/a:1011141304485","mag":"1497764933"},"language":"en","primary_location":{"id":"doi:10.1023/a:1011141304485","is_oa":false,"landing_page_url":"https://doi.org/10.1023/a:1011141304485","pdf_url":null,"source":{"id":"https://openalex.org/S32326811","display_name":"The Journal of Supercomputing","issn_l":"0920-8542","issn":["0920-8542","1573-0484"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319900","host_organization_name":"Springer Science+Business Media","host_organization_lineage":["https://openalex.org/P4310319900","https://openalex.org/P4310319965"],"host_organization_lineage_names":["Springer Science+Business Media","Springer Nature"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"The Journal of Supercomputing","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5057965125","display_name":"L. Wang","orcid":null},"institutions":[{"id":"https://openalex.org/I4880106","display_name":"Feng Chia University","ror":"https://ror.org/05vhczg54","country_code":"TW","type":"education","lineage":["https://openalex.org/I4880106"]}],"countries":["TW"],"is_corresponding":true,"raw_author_name":"L. Wang","raw_affiliation_strings":["Department of Electrical Engineering, Feng Chia University Taichung, 407, Taiwan ROC","Department of Electrical Engineering, Feng Chia University Taichung, Taiwan 407, ROC lwang@plum.iecs.fcu.edu.tw"],"affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering, Feng Chia University Taichung, 407, Taiwan ROC","institution_ids":["https://openalex.org/I4880106"]},{"raw_affiliation_string":"Department of Electrical Engineering, Feng Chia University Taichung, Taiwan 407, ROC lwang@plum.iecs.fcu.edu.tw","institution_ids":["https://openalex.org/I4880106"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5111550116","display_name":"Ted C. Yang","orcid":null},"institutions":[{"id":"https://openalex.org/I4880106","display_name":"Feng Chia University","ror":"https://ror.org/05vhczg54","country_code":"TW","type":"education","lineage":["https://openalex.org/I4880106"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Ted C. Yang","raw_affiliation_strings":["Department of Information Engineering, Feng Chia University Taichung, 407, Taiwan ROC","Department of Information Engineering, Feng Chia University Taichung, Taiwan 407, ROC tcyang@fcu.edu.tw#TAB#"],"affiliations":[{"raw_affiliation_string":"Department of Information Engineering, Feng Chia University Taichung, 407, Taiwan ROC","institution_ids":["https://openalex.org/I4880106"]},{"raw_affiliation_string":"Department of Information Engineering, Feng Chia University Taichung, Taiwan 407, ROC tcyang@fcu.edu.tw#TAB#","institution_ids":["https://openalex.org/I4880106"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":["https://openalex.org/A5057965125"],"corresponding_institution_ids":["https://openalex.org/I4880106"],"apc_list":{"value":2390,"currency":"EUR","value_usd":2990},"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.06906141,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":"19","issue":"2","first_page":"173","last_page":"197"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10126","display_name":"Logic, programming, and type systems","score":0.9972000122070312,"subfield":{"id":"https://openalex.org/subfields/1702","display_name":"Artificial Intelligence"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9962999820709229,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.9245375394821167},{"id":"https://openalex.org/keywords/register-file","display_name":"Register file","score":0.7931956052780151},{"id":"https://openalex.org/keywords/processor-register","display_name":"Processor register","score":0.716915488243103},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.6471937298774719},{"id":"https://openalex.org/keywords/register-allocation","display_name":"Register allocation","score":0.6192196607589722},{"id":"https://openalex.org/keywords/instruction-level-parallelism","display_name":"Instruction-level parallelism","score":0.5775963068008423},{"id":"https://openalex.org/keywords/instruction-scheduling","display_name":"Instruction scheduling","score":0.5307875871658325},{"id":"https://openalex.org/keywords/scheduling","display_name":"Scheduling (production processes)","score":0.5102448463439941},{"id":"https://openalex.org/keywords/instruction-set","display_name":"Instruction set","score":0.47204384207725525},{"id":"https://openalex.org/keywords/boosting","display_name":"Boosting (machine learning)","score":0.46128812432289124},{"id":"https://openalex.org/keywords/execution-model","display_name":"Execution model","score":0.44788262248039246},{"id":"https://openalex.org/keywords/exploit","display_name":"Exploit","score":0.42015761137008667},{"id":"https://openalex.org/keywords/bottleneck","display_name":"Bottleneck","score":0.4200458824634552},{"id":"https://openalex.org/keywords/parallelism","display_name":"Parallelism (grammar)","score":0.2641112208366394},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.2320447862148285},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.16936197876930237},{"id":"https://openalex.org/keywords/dynamic-priority-scheduling","display_name":"Dynamic priority scheduling","score":0.147274911403656},{"id":"https://openalex.org/keywords/memory-address","display_name":"Memory address","score":0.14307355880737305},{"id":"https://openalex.org/keywords/compiler","display_name":"Compiler","score":0.12064191699028015},{"id":"https://openalex.org/keywords/schedule","display_name":"Schedule","score":0.10535848140716553},{"id":"https://openalex.org/keywords/two-level-scheduling","display_name":"Two-level scheduling","score":0.08242970705032349}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.9245375394821167},{"id":"https://openalex.org/C117280010","wikidata":"https://www.wikidata.org/wiki/Q180944","display_name":"Register file","level":3,"score":0.7931956052780151},{"id":"https://openalex.org/C2871975","wikidata":"https://www.wikidata.org/wiki/Q187466","display_name":"Processor register","level":4,"score":0.716915488243103},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.6471937298774719},{"id":"https://openalex.org/C128916667","wikidata":"https://www.wikidata.org/wiki/Q1343660","display_name":"Register allocation","level":3,"score":0.6192196607589722},{"id":"https://openalex.org/C140763907","wikidata":"https://www.wikidata.org/wiki/Q2714055","display_name":"Instruction-level parallelism","level":3,"score":0.5775963068008423},{"id":"https://openalex.org/C73564150","wikidata":"https://www.wikidata.org/wiki/Q11417093","display_name":"Instruction scheduling","level":5,"score":0.5307875871658325},{"id":"https://openalex.org/C206729178","wikidata":"https://www.wikidata.org/wiki/Q2271896","display_name":"Scheduling (production processes)","level":2,"score":0.5102448463439941},{"id":"https://openalex.org/C202491316","wikidata":"https://www.wikidata.org/wiki/Q272683","display_name":"Instruction set","level":2,"score":0.47204384207725525},{"id":"https://openalex.org/C46686674","wikidata":"https://www.wikidata.org/wiki/Q466303","display_name":"Boosting (machine learning)","level":2,"score":0.46128812432289124},{"id":"https://openalex.org/C2776834041","wikidata":"https://www.wikidata.org/wiki/Q25346349","display_name":"Execution model","level":2,"score":0.44788262248039246},{"id":"https://openalex.org/C165696696","wikidata":"https://www.wikidata.org/wiki/Q11287","display_name":"Exploit","level":2,"score":0.42015761137008667},{"id":"https://openalex.org/C2780513914","wikidata":"https://www.wikidata.org/wiki/Q18210350","display_name":"Bottleneck","level":2,"score":0.4200458824634552},{"id":"https://openalex.org/C2781172179","wikidata":"https://www.wikidata.org/wiki/Q853109","display_name":"Parallelism (grammar)","level":2,"score":0.2641112208366394},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.2320447862148285},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.16936197876930237},{"id":"https://openalex.org/C107568181","wikidata":"https://www.wikidata.org/wiki/Q5319000","display_name":"Dynamic priority scheduling","level":3,"score":0.147274911403656},{"id":"https://openalex.org/C153247305","wikidata":"https://www.wikidata.org/wiki/Q835713","display_name":"Memory address","level":3,"score":0.14307355880737305},{"id":"https://openalex.org/C169590947","wikidata":"https://www.wikidata.org/wiki/Q47506","display_name":"Compiler","level":2,"score":0.12064191699028015},{"id":"https://openalex.org/C68387754","wikidata":"https://www.wikidata.org/wiki/Q7271585","display_name":"Schedule","level":2,"score":0.10535848140716553},{"id":"https://openalex.org/C119948110","wikidata":"https://www.wikidata.org/wiki/Q7858726","display_name":"Two-level scheduling","level":4,"score":0.08242970705032349},{"id":"https://openalex.org/C38652104","wikidata":"https://www.wikidata.org/wiki/Q3510521","display_name":"Computer security","level":1,"score":0.0},{"id":"https://openalex.org/C162324750","wikidata":"https://www.wikidata.org/wiki/Q8134","display_name":"Economics","level":0,"score":0.0},{"id":"https://openalex.org/C119857082","wikidata":"https://www.wikidata.org/wiki/Q2539","display_name":"Machine learning","level":1,"score":0.0},{"id":"https://openalex.org/C21547014","wikidata":"https://www.wikidata.org/wiki/Q1423657","display_name":"Operations management","level":1,"score":0.0},{"id":"https://openalex.org/C98986596","wikidata":"https://www.wikidata.org/wiki/Q1143031","display_name":"Semiconductor memory","level":2,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1023/a:1011141304485","is_oa":false,"landing_page_url":"https://doi.org/10.1023/a:1011141304485","pdf_url":null,"source":{"id":"https://openalex.org/S32326811","display_name":"The Journal of Supercomputing","issn_l":"0920-8542","issn":["0920-8542","1573-0484"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319900","host_organization_name":"Springer Science+Business Media","host_organization_lineage":["https://openalex.org/P4310319900","https://openalex.org/P4310319965"],"host_organization_lineage_names":["Springer Science+Business Media","Springer Nature"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"The Journal of Supercomputing","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":26,"referenced_works":["https://openalex.org/W12207660","https://openalex.org/W90084074","https://openalex.org/W1513590379","https://openalex.org/W1538592187","https://openalex.org/W1555915743","https://openalex.org/W1982205631","https://openalex.org/W2031430628","https://openalex.org/W2035608165","https://openalex.org/W2036162899","https://openalex.org/W2059399861","https://openalex.org/W2063255488","https://openalex.org/W2095950905","https://openalex.org/W2116299797","https://openalex.org/W2129962996","https://openalex.org/W2133877928","https://openalex.org/W2137081678","https://openalex.org/W2142706574","https://openalex.org/W2164228393","https://openalex.org/W2164713493","https://openalex.org/W2166639949","https://openalex.org/W2166907479","https://openalex.org/W2296760900","https://openalex.org/W2543258257","https://openalex.org/W2788962374","https://openalex.org/W2987630328","https://openalex.org/W4230464011"],"related_works":["https://openalex.org/W3022691489","https://openalex.org/W1967889241","https://openalex.org/W2165125411","https://openalex.org/W2000718530","https://openalex.org/W2104554143","https://openalex.org/W2554856125","https://openalex.org/W2581286023","https://openalex.org/W2054117411","https://openalex.org/W1506246762","https://openalex.org/W2161016424"],"abstract_inverted_index":null,"counts_by_year":[],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2016-06-24T00:00:00"}