{"id":"https://openalex.org/W193405189","doi":"https://doi.org/10.1023/a:1008973722314","title":"FACE: Fine-tuned Architecture Codesign Environment for ASIP Development","display_name":"FACE: Fine-tuned Architecture Codesign Environment for ASIP Development","publication_year":1999,"publication_date":"1999-10-01","ids":{"openalex":"https://openalex.org/W193405189","doi":"https://doi.org/10.1023/a:1008973722314","mag":"193405189"},"language":"en","primary_location":{"id":"doi:10.1023/a:1008973722314","is_oa":false,"landing_page_url":"https://doi.org/10.1023/a:1008973722314","pdf_url":null,"source":{"id":"https://openalex.org/S85498321","display_name":"Design Automation for Embedded Systems","issn_l":"0929-5585","issn":["0929-5585","1572-8080"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319900","host_organization_name":"Springer Science+Business Media","host_organization_lineage":["https://openalex.org/P4310319900","https://openalex.org/P4310319965"],"host_organization_lineage_names":["Springer Science+Business Media","Springer Nature"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Design Automation for Embedded Systems","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5111925977","display_name":"I-Horng Jeng","orcid":null},"institutions":[{"id":"https://openalex.org/I16733864","display_name":"National Taiwan University","ror":"https://ror.org/05bqach95","country_code":"TW","type":"education","lineage":["https://openalex.org/I16733864"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"I-Horng Jeng","raw_affiliation_strings":["Dept. of Electrical Engineering, National Taiwan University, Taipei, 106, Taiwan, R.O.C","Dept. of Electrical Engineering, National Taiwan University, Taipei, Taiwan, R.O.C 106#TAB#"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Dept. of Electrical Engineering, National Taiwan University, Taipei, 106, Taiwan, R.O.C","institution_ids":["https://openalex.org/I16733864"]},{"raw_affiliation_string":"Dept. of Electrical Engineering, National Taiwan University, Taipei, Taiwan, R.O.C 106#TAB#","institution_ids":["https://openalex.org/I16733864"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5017526842","display_name":"Feipei Lai","orcid":"https://orcid.org/0000-0001-7147-8122"},"institutions":[{"id":"https://openalex.org/I16733864","display_name":"National Taiwan University","ror":"https://ror.org/05bqach95","country_code":"TW","type":"education","lineage":["https://openalex.org/I16733864"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Feipei Lai","raw_affiliation_strings":["Dept. of Electrical Engineering, National Taiwan University, Taipei, 106, Taiwan, R.O.C","Dept. of Electrical Engineering, National Taiwan University, Taipei, Taiwan, R.O.C 106#TAB#"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Dept. of Electrical Engineering, National Taiwan University, Taipei, 106, Taiwan, R.O.C","institution_ids":["https://openalex.org/I16733864"]},{"raw_affiliation_string":"Dept. of Electrical Engineering, National Taiwan University, Taipei, Taiwan, R.O.C 106#TAB#","institution_ids":["https://openalex.org/I16733864"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5021499409","display_name":"Yuh-Dar Tseng","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Yuh-Dar Tseng","raw_affiliation_strings":["VIA Technologies, INC., Taipei, 106, Taiwan, R.O.C","VIA Technologies, INC., Taipei, Taiwan, R.O.C 106#TAB#"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"VIA Technologies, INC., Taipei, 106, Taiwan, R.O.C","institution_ids":[]},{"raw_affiliation_string":"VIA Technologies, INC., Taipei, Taiwan, R.O.C 106#TAB#","institution_ids":[]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":{"value":3190,"currency":"USD","value_usd":3190},"apc_paid":null,"fwci":0.3921,"has_fulltext":false,"cited_by_count":3,"citation_normalized_percentile":{"value":0.64732286,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":94},"biblio":{"volume":"4","issue":"4","first_page":"329","last_page":"351"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10933","display_name":"Real-Time Systems Scheduling","score":0.998199999332428,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8852927088737488},{"id":"https://openalex.org/keywords/compiler","display_name":"Compiler","score":0.843887209892273},{"id":"https://openalex.org/keywords/object-code","display_name":"Object code","score":0.6199077367782593},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.5786255598068237},{"id":"https://openalex.org/keywords/schedule","display_name":"Schedule","score":0.5080485343933105},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.504440426826477},{"id":"https://openalex.org/keywords/software","display_name":"Software","score":0.4848150312900543},{"id":"https://openalex.org/keywords/code-generation","display_name":"Code generation","score":0.4797474145889282},{"id":"https://openalex.org/keywords/generator","display_name":"Generator (circuit theory)","score":0.4240264892578125},{"id":"https://openalex.org/keywords/design-space-exploration","display_name":"Design space exploration","score":0.41496020555496216},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.23729294538497925},{"id":"https://openalex.org/keywords/key","display_name":"Key (lock)","score":0.168495774269104}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8852927088737488},{"id":"https://openalex.org/C169590947","wikidata":"https://www.wikidata.org/wiki/Q47506","display_name":"Compiler","level":2,"score":0.843887209892273},{"id":"https://openalex.org/C154526789","wikidata":"https://www.wikidata.org/wiki/Q157965","display_name":"Object code","level":4,"score":0.6199077367782593},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.5786255598068237},{"id":"https://openalex.org/C68387754","wikidata":"https://www.wikidata.org/wiki/Q7271585","display_name":"Schedule","level":2,"score":0.5080485343933105},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.504440426826477},{"id":"https://openalex.org/C2777904410","wikidata":"https://www.wikidata.org/wiki/Q7397","display_name":"Software","level":2,"score":0.4848150312900543},{"id":"https://openalex.org/C133162039","wikidata":"https://www.wikidata.org/wiki/Q1061077","display_name":"Code generation","level":3,"score":0.4797474145889282},{"id":"https://openalex.org/C2780992000","wikidata":"https://www.wikidata.org/wiki/Q17016113","display_name":"Generator (circuit theory)","level":3,"score":0.4240264892578125},{"id":"https://openalex.org/C2776221188","wikidata":"https://www.wikidata.org/wiki/Q21072556","display_name":"Design space exploration","level":2,"score":0.41496020555496216},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.23729294538497925},{"id":"https://openalex.org/C26517878","wikidata":"https://www.wikidata.org/wiki/Q228039","display_name":"Key (lock)","level":2,"score":0.168495774269104},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0},{"id":"https://openalex.org/C163258240","wikidata":"https://www.wikidata.org/wiki/Q25342","display_name":"Power (physics)","level":2,"score":0.0},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1023/a:1008973722314","is_oa":false,"landing_page_url":"https://doi.org/10.1023/a:1008973722314","pdf_url":null,"source":{"id":"https://openalex.org/S85498321","display_name":"Design Automation for Embedded Systems","issn_l":"0929-5585","issn":["0929-5585","1572-8080"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319900","host_organization_name":"Springer Science+Business Media","host_organization_lineage":["https://openalex.org/P4310319900","https://openalex.org/P4310319965"],"host_organization_lineage_names":["Springer Science+Business Media","Springer Nature"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Design Automation for Embedded Systems","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.5099999904632568,"display_name":"Industry, innovation and infrastructure","id":"https://metadata.un.org/sdg/9"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":20,"referenced_works":["https://openalex.org/W383265723","https://openalex.org/W1506846015","https://openalex.org/W1525885020","https://openalex.org/W1534961658","https://openalex.org/W1538592187","https://openalex.org/W1555915743","https://openalex.org/W1571473429","https://openalex.org/W1588679740","https://openalex.org/W1709754610","https://openalex.org/W2014277916","https://openalex.org/W2073476719","https://openalex.org/W2109122299","https://openalex.org/W2111721988","https://openalex.org/W2145946269","https://openalex.org/W2161160717","https://openalex.org/W2170134943","https://openalex.org/W3112258640","https://openalex.org/W6613001026","https://openalex.org/W6681941153","https://openalex.org/W6786513966"],"related_works":["https://openalex.org/W650988184","https://openalex.org/W4236221110","https://openalex.org/W2125855853","https://openalex.org/W4245652312","https://openalex.org/W4321184925","https://openalex.org/W2255990315","https://openalex.org/W60915090","https://openalex.org/W1987518428","https://openalex.org/W2162410319","https://openalex.org/W2137356287"],"abstract_inverted_index":null,"counts_by_year":[{"year":2012,"cited_by_count":1}],"updated_date":"2026-07-23T08:03:31.855105","created_date":"2016-06-24T00:00:00"}