{"id":"https://openalex.org/W220932839","doi":"https://doi.org/10.1023/a:1008961206784","title":"Minimization of Data Address Computation Overhead in DSP Programs","display_name":"Minimization of Data Address Computation Overhead in DSP Programs","publication_year":1999,"publication_date":"1999-03-01","ids":{"openalex":"https://openalex.org/W220932839","doi":"https://doi.org/10.1023/a:1008961206784","mag":"220932839"},"language":"en","primary_location":{"id":"doi:10.1023/a:1008961206784","is_oa":false,"landing_page_url":"https://doi.org/10.1023/a:1008961206784","pdf_url":null,"source":{"id":"https://openalex.org/S85498321","display_name":"Design Automation for Embedded Systems","issn_l":"0929-5585","issn":["0929-5585","1572-8080"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319900","host_organization_name":"Springer Science+Business Media","host_organization_lineage":["https://openalex.org/P4310319900","https://openalex.org/P4310319965"],"host_organization_lineage_names":["Springer Science+Business Media","Springer Nature"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Design Automation for Embedded Systems","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5022358751","display_name":"B. Wess","orcid":null},"institutions":[{"id":"https://openalex.org/I145847075","display_name":"TU Wien","ror":"https://ror.org/04d836q62","country_code":"AT","type":"education","lineage":["https://openalex.org/I145847075"]},{"id":"https://openalex.org/I4210132789","display_name":"AustriaTech (Austria)","ror":"https://ror.org/03q1xez23","country_code":"AT","type":"company","lineage":["https://openalex.org/I4210132789"]}],"countries":["AT"],"is_corresponding":true,"raw_author_name":"Bernhard Wess","raw_affiliation_strings":["Institut F. Nachrichtentechnik u. Hochfrequenztechnik, Vienna University of Technology, Austria","Institut F. Nachrichtentechnik u. Hochfrequenztechnik, Vienna University of Technology, Austria#TAB#"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Institut F. Nachrichtentechnik u. Hochfrequenztechnik, Vienna University of Technology, Austria","institution_ids":["https://openalex.org/I4210132789"]},{"raw_affiliation_string":"Institut F. Nachrichtentechnik u. Hochfrequenztechnik, Vienna University of Technology, Austria#TAB#","institution_ids":["https://openalex.org/I145847075"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":["https://openalex.org/A5022358751"],"corresponding_institution_ids":["https://openalex.org/I145847075","https://openalex.org/I4210132789"],"apc_list":{"value":3190,"currency":"USD","value_usd":3190},"apc_paid":null,"fwci":1.5684,"has_fulltext":false,"cited_by_count":12,"citation_normalized_percentile":{"value":0.8332799,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":94},"biblio":{"volume":"4","issue":"2-3","first_page":"167","last_page":"185"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9983999729156494,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9983999729156494,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10715","display_name":"Distributed and Parallel Computing Systems","score":0.9966999888420105,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9955999851226807,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.914884090423584},{"id":"https://openalex.org/keywords/register-allocation","display_name":"Register allocation","score":0.71226966381073},{"id":"https://openalex.org/keywords/program-optimization","display_name":"Program optimization","score":0.6001144051551819},{"id":"https://openalex.org/keywords/overhead","display_name":"Overhead (engineering)","score":0.5705138444900513},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.5623497366905212},{"id":"https://openalex.org/keywords/code-generation","display_name":"Code generation","score":0.4937492311000824},{"id":"https://openalex.org/keywords/addressing-mode","display_name":"Addressing mode","score":0.4847850203514099},{"id":"https://openalex.org/keywords/digital-signal-processing","display_name":"Digital signal processing","score":0.48161453008651733},{"id":"https://openalex.org/keywords/code","display_name":"Code (set theory)","score":0.44740065932273865},{"id":"https://openalex.org/keywords/memory-address","display_name":"Memory address","score":0.44315558671951294},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.3891429603099823},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.33811575174331665},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.24925446510314941},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.21225053071975708},{"id":"https://openalex.org/keywords/instructions-per-cycle","display_name":"Instructions per cycle","score":0.15786629915237427},{"id":"https://openalex.org/keywords/programming-language","display_name":"Programming language","score":0.12712156772613525},{"id":"https://openalex.org/keywords/semiconductor-memory","display_name":"Semiconductor memory","score":0.1236022412776947},{"id":"https://openalex.org/keywords/compiler","display_name":"Compiler","score":0.09383964538574219},{"id":"https://openalex.org/keywords/central-processing-unit","display_name":"Central processing unit","score":0.0841829776763916},{"id":"https://openalex.org/keywords/key","display_name":"Key (lock)","score":0.08281800150871277}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.914884090423584},{"id":"https://openalex.org/C128916667","wikidata":"https://www.wikidata.org/wiki/Q1343660","display_name":"Register allocation","level":3,"score":0.71226966381073},{"id":"https://openalex.org/C139571649","wikidata":"https://www.wikidata.org/wiki/Q1156793","display_name":"Program optimization","level":3,"score":0.6001144051551819},{"id":"https://openalex.org/C2779960059","wikidata":"https://www.wikidata.org/wiki/Q7113681","display_name":"Overhead (engineering)","level":2,"score":0.5705138444900513},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.5623497366905212},{"id":"https://openalex.org/C133162039","wikidata":"https://www.wikidata.org/wiki/Q1061077","display_name":"Code generation","level":3,"score":0.4937492311000824},{"id":"https://openalex.org/C16901944","wikidata":"https://www.wikidata.org/wiki/Q367183","display_name":"Addressing mode","level":4,"score":0.4847850203514099},{"id":"https://openalex.org/C84462506","wikidata":"https://www.wikidata.org/wiki/Q173142","display_name":"Digital signal processing","level":2,"score":0.48161453008651733},{"id":"https://openalex.org/C2776760102","wikidata":"https://www.wikidata.org/wiki/Q5139990","display_name":"Code (set theory)","level":3,"score":0.44740065932273865},{"id":"https://openalex.org/C153247305","wikidata":"https://www.wikidata.org/wiki/Q835713","display_name":"Memory address","level":3,"score":0.44315558671951294},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.3891429603099823},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.33811575174331665},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.24925446510314941},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.21225053071975708},{"id":"https://openalex.org/C156972235","wikidata":"https://www.wikidata.org/wiki/Q1443434","display_name":"Instructions per cycle","level":3,"score":0.15786629915237427},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.12712156772613525},{"id":"https://openalex.org/C98986596","wikidata":"https://www.wikidata.org/wiki/Q1143031","display_name":"Semiconductor memory","level":2,"score":0.1236022412776947},{"id":"https://openalex.org/C169590947","wikidata":"https://www.wikidata.org/wiki/Q47506","display_name":"Compiler","level":2,"score":0.09383964538574219},{"id":"https://openalex.org/C49154492","wikidata":"https://www.wikidata.org/wiki/Q5300","display_name":"Central processing unit","level":2,"score":0.0841829776763916},{"id":"https://openalex.org/C26517878","wikidata":"https://www.wikidata.org/wiki/Q228039","display_name":"Key (lock)","level":2,"score":0.08281800150871277},{"id":"https://openalex.org/C177264268","wikidata":"https://www.wikidata.org/wiki/Q1514741","display_name":"Set (abstract data type)","level":2,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1023/a:1008961206784","is_oa":false,"landing_page_url":"https://doi.org/10.1023/a:1008961206784","pdf_url":null,"source":{"id":"https://openalex.org/S85498321","display_name":"Design Automation for Embedded Systems","issn_l":"0929-5585","issn":["0929-5585","1572-8080"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319900","host_organization_name":"Springer Science+Business Media","host_organization_lineage":["https://openalex.org/P4310319900","https://openalex.org/P4310319965"],"host_organization_lineage_names":["Springer Science+Business Media","Springer Nature"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Design Automation for Embedded Systems","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.5099999904632568,"display_name":"Affordable and clean energy","id":"https://metadata.un.org/sdg/7"}],"awards":[],"funders":[{"id":"https://openalex.org/F4320310430","display_name":"TU Graz, Internationale Beziehungen und Mobilit\u00e4tsprogramme","ror":"https://ror.org/00d7xrm67"},{"id":"https://openalex.org/F4320321181","display_name":"Austrian Science Fund","ror":"https://ror.org/013tf3c58"}],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":22,"referenced_works":["https://openalex.org/W85690038","https://openalex.org/W1483352170","https://openalex.org/W1573321520","https://openalex.org/W1581710334","https://openalex.org/W1801917515","https://openalex.org/W1998044834","https://openalex.org/W2016688797","https://openalex.org/W2020570543","https://openalex.org/W2024060531","https://openalex.org/W2039451540","https://openalex.org/W2049299385","https://openalex.org/W2084512390","https://openalex.org/W2086980357","https://openalex.org/W2093475907","https://openalex.org/W2103552119","https://openalex.org/W2104891966","https://openalex.org/W2106091351","https://openalex.org/W2141309305","https://openalex.org/W2162371997","https://openalex.org/W2482688006","https://openalex.org/W4234197339","https://openalex.org/W7020982492"],"related_works":["https://openalex.org/W2373710463","https://openalex.org/W2059179631","https://openalex.org/W2369241479","https://openalex.org/W3023336900","https://openalex.org/W61798728","https://openalex.org/W2251007391","https://openalex.org/W1482854495","https://openalex.org/W1999421209","https://openalex.org/W1586891198","https://openalex.org/W220932839"],"abstract_inverted_index":null,"counts_by_year":[{"year":2017,"cited_by_count":1}],"updated_date":"2026-07-23T08:03:31.855105","created_date":"2016-06-24T00:00:00"}