{"id":"https://openalex.org/W1578927910","doi":"https://doi.org/10.1023/a:1008898525388","title":"Automatic VHDL-C Interface Generation for Distributed Cosimulation: Application to Large Design Examples","display_name":"Automatic VHDL-C Interface Generation for Distributed Cosimulation: Application to Large Design Examples","publication_year":1998,"publication_date":"1998-06-01","ids":{"openalex":"https://openalex.org/W1578927910","doi":"https://doi.org/10.1023/a:1008898525388","mag":"1578927910"},"language":"en","primary_location":{"id":"doi:10.1023/a:1008898525388","is_oa":false,"landing_page_url":"https://doi.org/10.1023/a:1008898525388","pdf_url":null,"source":{"id":"https://openalex.org/S85498321","display_name":"Design Automation for Embedded Systems","issn_l":"0929-5585","issn":["0929-5585","1572-8080"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319900","host_organization_name":"Springer Science+Business Media","host_organization_lineage":["https://openalex.org/P4310319900","https://openalex.org/P4310319965"],"host_organization_lineage_names":["Springer Science+Business Media","Springer Nature"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Design Automation for Embedded Systems","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5053407644","display_name":"Carlos Valderrama","orcid":"https://orcid.org/0000-0002-1693-6394"},"institutions":[{"id":"https://openalex.org/I4210087012","display_name":"Techniques of Informatics and Microelectronics for Integrated Systems Architecture","ror":"https://ror.org/000063q30","country_code":"FR","type":"facility","lineage":["https://openalex.org/I106785703","https://openalex.org/I1294671590","https://openalex.org/I1294671590","https://openalex.org/I4210087012","https://openalex.org/I4210159245","https://openalex.org/I899635006","https://openalex.org/I899635006"]}],"countries":["FR"],"is_corresponding":true,"raw_author_name":"C. Valderrama","raw_affiliation_strings":["System-Level Synthesis Group, TIMA/INPG laboratory, 46 avenue F\u00e8lix Viallet, 38031, Grenoble Cedex, France","System-Level Synthesis Group, TIMA/INPG laboratory, Grenoble Cedex, France. 38031#TAB#"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"System-Level Synthesis Group, TIMA/INPG laboratory, 46 avenue F\u00e8lix Viallet, 38031, Grenoble Cedex, France","institution_ids":[]},{"raw_affiliation_string":"System-Level Synthesis Group, TIMA/INPG laboratory, Grenoble Cedex, France. 38031#TAB#","institution_ids":["https://openalex.org/I4210087012"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5014490316","display_name":"F. Nacabal","orcid":null},"institutions":[{"id":"https://openalex.org/I4210121266","display_name":"Technicolor (France)","ror":"https://ror.org/02ya5n776","country_code":"FR","type":"company","lineage":["https://openalex.org/I4210121266"]},{"id":"https://openalex.org/I131827901","display_name":"STMicroelectronics (Switzerland)","ror":"https://ror.org/00wm3b005","country_code":"CH","type":"company","lineage":["https://openalex.org/I131827901"]}],"countries":["CH","FR"],"is_corresponding":false,"raw_author_name":"F. Nacabal","raw_affiliation_strings":["Central R&D, SGS-Thomson Microelectronics 850, rue Jean Monnet, 38920, Crolles, France","Central R&D, SGS-Thomson Microelectronics 850, Crolles, France 38920#TAB#"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Central R&D, SGS-Thomson Microelectronics 850, rue Jean Monnet, 38920, Crolles, France","institution_ids":["https://openalex.org/I4210121266"]},{"raw_affiliation_string":"Central R&D, SGS-Thomson Microelectronics 850, Crolles, France 38920#TAB#","institution_ids":["https://openalex.org/I131827901"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5073518200","display_name":"Pierre Paulin","orcid":null},"institutions":[{"id":"https://openalex.org/I4210121266","display_name":"Technicolor (France)","ror":"https://ror.org/02ya5n776","country_code":"FR","type":"company","lineage":["https://openalex.org/I4210121266"]},{"id":"https://openalex.org/I131827901","display_name":"STMicroelectronics (Switzerland)","ror":"https://ror.org/00wm3b005","country_code":"CH","type":"company","lineage":["https://openalex.org/I131827901"]}],"countries":["CH","FR"],"is_corresponding":false,"raw_author_name":"P. Paulin","raw_affiliation_strings":["Central R&D, SGS-Thomson Microelectronics 850, rue Jean Monnet, 38920, Crolles, France","Central R&D, SGS-Thomson Microelectronics 850, Crolles, France 38920#TAB#"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Central R&D, SGS-Thomson Microelectronics 850, rue Jean Monnet, 38920, Crolles, France","institution_ids":["https://openalex.org/I4210121266"]},{"raw_affiliation_string":"Central R&D, SGS-Thomson Microelectronics 850, Crolles, France 38920#TAB#","institution_ids":["https://openalex.org/I131827901"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5113613327","display_name":"A.A. Jerraya","orcid":null},"institutions":[{"id":"https://openalex.org/I4210087012","display_name":"Techniques of Informatics and Microelectronics for Integrated Systems Architecture","ror":"https://ror.org/000063q30","country_code":"FR","type":"facility","lineage":["https://openalex.org/I106785703","https://openalex.org/I1294671590","https://openalex.org/I1294671590","https://openalex.org/I4210087012","https://openalex.org/I4210159245","https://openalex.org/I899635006","https://openalex.org/I899635006"]}],"countries":["FR"],"is_corresponding":false,"raw_author_name":"A. Jerraya","raw_affiliation_strings":["System-Level Synthesis Group, TIMA/INPG laboratory, 46 avenue F\u00e8lix Viallet, 38031, Grenoble Cedex, France","System-Level Synthesis Group, TIMA/INPG laboratory, Grenoble Cedex, France. 38031#TAB#"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"System-Level Synthesis Group, TIMA/INPG laboratory, 46 avenue F\u00e8lix Viallet, 38031, Grenoble Cedex, France","institution_ids":[]},{"raw_affiliation_string":"System-Level Synthesis Group, TIMA/INPG laboratory, Grenoble Cedex, France. 38031#TAB#","institution_ids":["https://openalex.org/I4210087012"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":4,"corresponding_author_ids":["https://openalex.org/A5053407644"],"corresponding_institution_ids":["https://openalex.org/I4210087012"],"apc_list":{"value":2490,"currency":"EUR","value_usd":3190},"apc_paid":null,"fwci":1.1061,"has_fulltext":false,"cited_by_count":21,"citation_normalized_percentile":{"value":0.7797066,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":94},"biblio":{"volume":"3","issue":"2-3","first_page":"199","last_page":"217"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T12810","display_name":"Real-time simulation and control systems","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2207","display_name":"Control and Systems Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10933","display_name":"Real-Time Systems Scheduling","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.809695303440094},{"id":"https://openalex.org/keywords/vhdl","display_name":"VHDL","score":0.6943340301513672},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.6136372685432434},{"id":"https://openalex.org/keywords/debugging","display_name":"Debugging","score":0.5749145746231079},{"id":"https://openalex.org/keywords/interface","display_name":"Interface (matter)","score":0.5716582536697388},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.4953998327255249},{"id":"https://openalex.org/keywords/software","display_name":"Software","score":0.4787116050720215},{"id":"https://openalex.org/keywords/flexibility","display_name":"Flexibility (engineering)","score":0.4770835340023041},{"id":"https://openalex.org/keywords/rapid-prototyping","display_name":"Rapid prototyping","score":0.45897167921066284},{"id":"https://openalex.org/keywords/process","display_name":"Process (computing)","score":0.41550275683403015},{"id":"https://openalex.org/keywords/programming-language","display_name":"Programming language","score":0.1981753706932068},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.19778680801391602},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.13625264167785645},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.07474473118782043}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.809695303440094},{"id":"https://openalex.org/C36941000","wikidata":"https://www.wikidata.org/wiki/Q209455","display_name":"VHDL","level":3,"score":0.6943340301513672},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.6136372685432434},{"id":"https://openalex.org/C168065819","wikidata":"https://www.wikidata.org/wiki/Q845566","display_name":"Debugging","level":2,"score":0.5749145746231079},{"id":"https://openalex.org/C113843644","wikidata":"https://www.wikidata.org/wiki/Q901882","display_name":"Interface (matter)","level":4,"score":0.5716582536697388},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.4953998327255249},{"id":"https://openalex.org/C2777904410","wikidata":"https://www.wikidata.org/wiki/Q7397","display_name":"Software","level":2,"score":0.4787116050720215},{"id":"https://openalex.org/C2780598303","wikidata":"https://www.wikidata.org/wiki/Q65921492","display_name":"Flexibility (engineering)","level":2,"score":0.4770835340023041},{"id":"https://openalex.org/C2780395129","wikidata":"https://www.wikidata.org/wiki/Q1128971","display_name":"Rapid prototyping","level":2,"score":0.45897167921066284},{"id":"https://openalex.org/C98045186","wikidata":"https://www.wikidata.org/wiki/Q205663","display_name":"Process (computing)","level":2,"score":0.41550275683403015},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.1981753706932068},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.19778680801391602},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.13625264167785645},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.07474473118782043},{"id":"https://openalex.org/C105795698","wikidata":"https://www.wikidata.org/wiki/Q12483","display_name":"Statistics","level":1,"score":0.0},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.0},{"id":"https://openalex.org/C78519656","wikidata":"https://www.wikidata.org/wiki/Q101333","display_name":"Mechanical engineering","level":1,"score":0.0},{"id":"https://openalex.org/C157915830","wikidata":"https://www.wikidata.org/wiki/Q2928001","display_name":"Bubble","level":2,"score":0.0},{"id":"https://openalex.org/C129307140","wikidata":"https://www.wikidata.org/wiki/Q6795880","display_name":"Maximum bubble pressure method","level":3,"score":0.0}],"mesh":[],"locations_count":4,"locations":[{"id":"doi:10.1023/a:1008898525388","is_oa":false,"landing_page_url":"https://doi.org/10.1023/a:1008898525388","pdf_url":null,"source":{"id":"https://openalex.org/S85498321","display_name":"Design Automation for Embedded Systems","issn_l":"0929-5585","issn":["0929-5585","1572-8080"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319900","host_organization_name":"Springer Science+Business Media","host_organization_lineage":["https://openalex.org/P4310319900","https://openalex.org/P4310319965"],"host_organization_lineage_names":["Springer Science+Business Media","Springer Nature"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Design Automation for Embedded Systems","raw_type":"journal-article"},{"id":"pmh:oai:HAL:hal-00008169v1","is_oa":false,"landing_page_url":"https://hal.science/hal-00008169","pdf_url":null,"source":{"id":"https://openalex.org/S4306402512","display_name":"HAL (Le Centre pour la Communication Scientifique Directe)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I1294671590","host_organization_name":"Centre National de la Recherche Scientifique","host_organization_lineage":["https://openalex.org/I1294671590"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"Design Automation for Embedded Systems, 1998, June 1998, Volume 3, Numbers 2-3, pp.199-217. ⟨10.1023/A:1008898525388⟩","raw_type":"Journal articles"},{"id":"pmh:oai:orbi.umons.ac.be:20.500.12907/12558","is_oa":false,"landing_page_url":"https://orbi.umons.ac.be/handle/20.500.12907/12558","pdf_url":null,"source":{"id":"https://openalex.org/S7407055454","display_name":"ORBi UMONS","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"Design Automation for Embedded Systems, 3 (2-3), 199-217 (1998-06-01)","raw_type":"peer reviewed"},{"id":"pmh:oai:orbi.umons.ac.be:20.500.12907/25930","is_oa":false,"landing_page_url":"https://orbi.umons.ac.be/handle/20.500.12907/25930","pdf_url":null,"source":{"id":"https://openalex.org/S7407055454","display_name":"ORBi UMONS","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"Design Automation for Embedded Systems, 3 (2-3), 199-217 (1998-06-01)","raw_type":"peer reviewed"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Industry, innovation and infrastructure","id":"https://metadata.un.org/sdg/9","score":0.5699999928474426}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":25,"referenced_works":["https://openalex.org/W1480390316","https://openalex.org/W1496267491","https://openalex.org/W1611650409","https://openalex.org/W1835230495","https://openalex.org/W2004068104","https://openalex.org/W2010398371","https://openalex.org/W2054918342","https://openalex.org/W2094920868","https://openalex.org/W2110714252","https://openalex.org/W2112689819","https://openalex.org/W2120937613","https://openalex.org/W2123367157","https://openalex.org/W2124878588","https://openalex.org/W2129552458","https://openalex.org/W2130470678","https://openalex.org/W2133161577","https://openalex.org/W2154932558","https://openalex.org/W2157653512","https://openalex.org/W2163033792","https://openalex.org/W2481604603","https://openalex.org/W3139748210","https://openalex.org/W4231183341","https://openalex.org/W4238966373","https://openalex.org/W4243087748","https://openalex.org/W4254420160"],"related_works":["https://openalex.org/W4321442002","https://openalex.org/W2015265939","https://openalex.org/W2284072287","https://openalex.org/W2611067230","https://openalex.org/W2480201319","https://openalex.org/W2387706296","https://openalex.org/W2155788121","https://openalex.org/W2122949436","https://openalex.org/W78782492","https://openalex.org/W181593118"],"abstract_inverted_index":null,"counts_by_year":[{"year":2018,"cited_by_count":1},{"year":2016,"cited_by_count":1},{"year":2012,"cited_by_count":1}],"updated_date":"2026-05-07T13:39:58.223016","created_date":"2025-10-10T00:00:00"}