{"id":"https://openalex.org/W1956142535","doi":"https://doi.org/10.1023/a:1008869915325","title":"Analysis and Evaluation of Address Arithmetic Capabilities in Custom DSP Architectures","display_name":"Analysis and Evaluation of Address Arithmetic Capabilities in Custom DSP Architectures","publication_year":1999,"publication_date":"1999-01-01","ids":{"openalex":"https://openalex.org/W1956142535","doi":"https://doi.org/10.1023/a:1008869915325","mag":"1956142535"},"language":"en","primary_location":{"id":"doi:10.1023/a:1008869915325","is_oa":false,"landing_page_url":"https://doi.org/10.1023/a:1008869915325","pdf_url":null,"source":{"id":"https://openalex.org/S85498321","display_name":"Design Automation for Embedded Systems","issn_l":"0929-5585","issn":["0929-5585","1572-8080"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319900","host_organization_name":"Springer Science+Business Media","host_organization_lineage":["https://openalex.org/P4310319900","https://openalex.org/P4310319965"],"host_organization_lineage_names":["Springer Science+Business Media","Springer Nature"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Design Automation for Embedded Systems","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5000195732","display_name":"Ashok Sudarsanam","orcid":null},"institutions":[{"id":"https://openalex.org/I20089843","display_name":"Princeton University","ror":"https://ror.org/00hx57361","country_code":"US","type":"education","lineage":["https://openalex.org/I20089843"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Ashok Sudarsanam","raw_affiliation_strings":["Department of Electrical Engineering, Princeton University, Princeton, NJ, USA","[Department of Electrical Engineering, Princeton University, Princeton, USA]"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering, Princeton University, Princeton, NJ, USA","institution_ids":["https://openalex.org/I20089843"]},{"raw_affiliation_string":"[Department of Electrical Engineering, Princeton University, Princeton, USA]","institution_ids":["https://openalex.org/I20089843"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5110239566","display_name":"Stan Liao","orcid":null},"institutions":[{"id":"https://openalex.org/I1335490905","display_name":"Synopsys (Switzerland)","ror":"https://ror.org/03mb54f81","country_code":"CH","type":"company","lineage":["https://openalex.org/I1335490905","https://openalex.org/I4210088951"]},{"id":"https://openalex.org/I4210088951","display_name":"Synopsys (United States)","ror":"https://ror.org/013by2m91","country_code":"US","type":"company","lineage":["https://openalex.org/I4210088951"]}],"countries":["CH","US"],"is_corresponding":false,"raw_author_name":"Stan Liao","raw_affiliation_strings":["Advanced Technology Group, Synopsys, Inc., Mountain View, CA, USA","Advanced Technology Group, Synopsys, Inc., Mountain View, USA#TAB#"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Advanced Technology Group, Synopsys, Inc., Mountain View, CA, USA","institution_ids":["https://openalex.org/I4210088951"]},{"raw_affiliation_string":"Advanced Technology Group, Synopsys, Inc., Mountain View, USA#TAB#","institution_ids":["https://openalex.org/I1335490905"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5000525449","display_name":"Srinivas Devadas","orcid":"https://orcid.org/0000-0001-8253-7714"},"institutions":[{"id":"https://openalex.org/I50614327","display_name":"Amec Foster Wheeler (United States)","ror":"https://ror.org/02e385c51","country_code":"US","type":"company","lineage":["https://openalex.org/I50614327"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Srinivas Devadas","raw_affiliation_strings":["Department of EECS, M.I.T., Cambridge, MA, USA","Department of EECS, M.I.T., Cambridge, USA#TAB#"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of EECS, M.I.T., Cambridge, MA, USA","institution_ids":["https://openalex.org/I50614327"]},{"raw_affiliation_string":"Department of EECS, M.I.T., Cambridge, USA#TAB#","institution_ids":[]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":4,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":{"value":3190,"currency":"USD","value_usd":3190},"apc_paid":null,"fwci":0.3921,"has_fulltext":false,"cited_by_count":4,"citation_normalized_percentile":{"value":0.66559795,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":94},"biblio":{"volume":"4","issue":"1","first_page":"5","last_page":"22"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9993000030517578,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10933","display_name":"Real-Time Systems Scheduling","score":0.9955000281333923,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8709280490875244},{"id":"https://openalex.org/keywords/compiler","display_name":"Compiler","score":0.8517770767211914},{"id":"https://openalex.org/keywords/code","display_name":"Code (set theory)","score":0.5258539319038391},{"id":"https://openalex.org/keywords/addressing-mode","display_name":"Addressing mode","score":0.5124145150184631},{"id":"https://openalex.org/keywords/digital-signal-processing","display_name":"Digital signal processing","score":0.5034951567649841},{"id":"https://openalex.org/keywords/code-generation","display_name":"Code generation","score":0.4961925148963928},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.4634060859680176},{"id":"https://openalex.org/keywords/software","display_name":"Software","score":0.45304444432258606},{"id":"https://openalex.org/keywords/optimizing-compiler","display_name":"Optimizing compiler","score":0.4525732696056366},{"id":"https://openalex.org/keywords/program-optimization","display_name":"Program optimization","score":0.4469607174396515},{"id":"https://openalex.org/keywords/task","display_name":"Task (project management)","score":0.41805803775787354},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.4066012501716614},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.3456076383590698},{"id":"https://openalex.org/keywords/instructions-per-cycle","display_name":"Instructions per cycle","score":0.2978699207305908},{"id":"https://openalex.org/keywords/programming-language","display_name":"Programming language","score":0.2865957021713257},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.26686224341392517},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.16478943824768066},{"id":"https://openalex.org/keywords/key","display_name":"Key (lock)","score":0.100250244140625},{"id":"https://openalex.org/keywords/central-processing-unit","display_name":"Central processing unit","score":0.07810696959495544}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8709280490875244},{"id":"https://openalex.org/C169590947","wikidata":"https://www.wikidata.org/wiki/Q47506","display_name":"Compiler","level":2,"score":0.8517770767211914},{"id":"https://openalex.org/C2776760102","wikidata":"https://www.wikidata.org/wiki/Q5139990","display_name":"Code (set theory)","level":3,"score":0.5258539319038391},{"id":"https://openalex.org/C16901944","wikidata":"https://www.wikidata.org/wiki/Q367183","display_name":"Addressing mode","level":4,"score":0.5124145150184631},{"id":"https://openalex.org/C84462506","wikidata":"https://www.wikidata.org/wiki/Q173142","display_name":"Digital signal processing","level":2,"score":0.5034951567649841},{"id":"https://openalex.org/C133162039","wikidata":"https://www.wikidata.org/wiki/Q1061077","display_name":"Code generation","level":3,"score":0.4961925148963928},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.4634060859680176},{"id":"https://openalex.org/C2777904410","wikidata":"https://www.wikidata.org/wiki/Q7397","display_name":"Software","level":2,"score":0.45304444432258606},{"id":"https://openalex.org/C190902152","wikidata":"https://www.wikidata.org/wiki/Q1325106","display_name":"Optimizing compiler","level":3,"score":0.4525732696056366},{"id":"https://openalex.org/C139571649","wikidata":"https://www.wikidata.org/wiki/Q1156793","display_name":"Program optimization","level":3,"score":0.4469607174396515},{"id":"https://openalex.org/C2780451532","wikidata":"https://www.wikidata.org/wiki/Q759676","display_name":"Task (project management)","level":2,"score":0.41805803775787354},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.4066012501716614},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.3456076383590698},{"id":"https://openalex.org/C156972235","wikidata":"https://www.wikidata.org/wiki/Q1443434","display_name":"Instructions per cycle","level":3,"score":0.2978699207305908},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.2865957021713257},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.26686224341392517},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.16478943824768066},{"id":"https://openalex.org/C26517878","wikidata":"https://www.wikidata.org/wiki/Q228039","display_name":"Key (lock)","level":2,"score":0.100250244140625},{"id":"https://openalex.org/C49154492","wikidata":"https://www.wikidata.org/wiki/Q5300","display_name":"Central processing unit","level":2,"score":0.07810696959495544},{"id":"https://openalex.org/C162324750","wikidata":"https://www.wikidata.org/wiki/Q8134","display_name":"Economics","level":0,"score":0.0},{"id":"https://openalex.org/C177264268","wikidata":"https://www.wikidata.org/wiki/Q1514741","display_name":"Set (abstract data type)","level":2,"score":0.0},{"id":"https://openalex.org/C187736073","wikidata":"https://www.wikidata.org/wiki/Q2920921","display_name":"Management","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1023/a:1008869915325","is_oa":false,"landing_page_url":"https://doi.org/10.1023/a:1008869915325","pdf_url":null,"source":{"id":"https://openalex.org/S85498321","display_name":"Design Automation for Embedded Systems","issn_l":"0929-5585","issn":["0929-5585","1572-8080"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319900","host_organization_name":"Springer Science+Business Media","host_organization_lineage":["https://openalex.org/P4310319900","https://openalex.org/P4310319965"],"host_organization_lineage_names":["Springer Science+Business Media","Springer Nature"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Design Automation for Embedded Systems","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/9","display_name":"Industry, innovation and infrastructure","score":0.5}],"awards":[],"funders":[{"id":"https://openalex.org/F4320332815","display_name":"Advanced Research Projects Agency","ror":"https://ror.org/02caytj08"}],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":31,"referenced_works":["https://openalex.org/W1491178396","https://openalex.org/W1581253957","https://openalex.org/W1997154840","https://openalex.org/W1998044834","https://openalex.org/W2024060531","https://openalex.org/W2031337049","https://openalex.org/W2044636417","https://openalex.org/W2046974160","https://openalex.org/W2086980357","https://openalex.org/W2099733123","https://openalex.org/W2099890221","https://openalex.org/W2101978616","https://openalex.org/W2103552119","https://openalex.org/W2104891966","https://openalex.org/W2105560756","https://openalex.org/W2107413305","https://openalex.org/W2113298923","https://openalex.org/W2114104081","https://openalex.org/W2120525597","https://openalex.org/W2124531515","https://openalex.org/W2134224423","https://openalex.org/W2141309305","https://openalex.org/W2146420129","https://openalex.org/W2148807560","https://openalex.org/W2149369442","https://openalex.org/W2159798336","https://openalex.org/W2168850728","https://openalex.org/W3149733538","https://openalex.org/W4237624134","https://openalex.org/W4251504354","https://openalex.org/W6629325410"],"related_works":["https://openalex.org/W2577630842","https://openalex.org/W2956382393","https://openalex.org/W2113798250","https://openalex.org/W1488300410","https://openalex.org/W4225492247","https://openalex.org/W4320560513","https://openalex.org/W2083681681","https://openalex.org/W2069117531","https://openalex.org/W2137356287","https://openalex.org/W1877657449"],"abstract_inverted_index":null,"counts_by_year":[{"year":2021,"cited_by_count":1},{"year":2020,"cited_by_count":1}],"updated_date":"2026-07-23T08:03:31.855105","created_date":"2016-06-24T00:00:00"}