{"id":"https://openalex.org/W1937507052","doi":"https://doi.org/10.1023/a:1008862510877","title":"Compilation Methods for the Address Calculation Units of Embedded Processor Systems","display_name":"Compilation Methods for the Address Calculation Units of Embedded Processor Systems","publication_year":1997,"publication_date":"1997-01-01","ids":{"openalex":"https://openalex.org/W1937507052","doi":"https://doi.org/10.1023/a:1008862510877","mag":"1937507052"},"language":"en","primary_location":{"id":"doi:10.1023/a:1008862510877","is_oa":false,"landing_page_url":"https://doi.org/10.1023/a:1008862510877","pdf_url":null,"source":{"id":"https://openalex.org/S85498321","display_name":"Design Automation for Embedded Systems","issn_l":"0929-5585","issn":["0929-5585","1572-8080"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319900","host_organization_name":"Springer Science+Business Media","host_organization_lineage":["https://openalex.org/P4310319900","https://openalex.org/P4310319965"],"host_organization_lineage_names":["Springer Science+Business Media","Springer Nature"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Design Automation for Embedded Systems","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5112711253","display_name":"Clifford Liem","orcid":null},"institutions":[{"id":"https://openalex.org/I4210087012","display_name":"Techniques of Informatics and Microelectronics for Integrated Systems Architecture","ror":"https://ror.org/000063q30","country_code":"FR","type":"facility","lineage":["https://openalex.org/I106785703","https://openalex.org/I1294671590","https://openalex.org/I1294671590","https://openalex.org/I4210087012","https://openalex.org/I4210159245","https://openalex.org/I899635006","https://openalex.org/I899635006"]}],"countries":["FR"],"is_corresponding":false,"raw_author_name":"Clifford Liem","raw_affiliation_strings":["Laboratoire TIMA, Institut National Polytechnique de Grenoble, 46, ave F\u00e9lix Viallet, 38000, Grenoble cedex, France","SGS-Thomson Microelectronics, 850, rue Jean Monnet, BP 16, 38921, Crolles, France"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Laboratoire TIMA, Institut National Polytechnique de Grenoble, 46, ave F\u00e9lix Viallet, 38000, Grenoble cedex, France","institution_ids":["https://openalex.org/I4210087012"]},{"raw_affiliation_string":"SGS-Thomson Microelectronics, 850, rue Jean Monnet, BP 16, 38921, Crolles, France","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5073518200","display_name":"Pierre Paulin","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Pierre Paulin","raw_affiliation_strings":["SGS-Thomson Microelectronics, 850, rue Jean Monnet, BP 16, 38921, Crolles, France"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"SGS-Thomson Microelectronics, 850, rue Jean Monnet, BP 16, 38921, Crolles, France","institution_ids":[]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5113780350","display_name":"Ahmed Jerraya","orcid":null},"institutions":[{"id":"https://openalex.org/I4210087012","display_name":"Techniques of Informatics and Microelectronics for Integrated Systems Architecture","ror":"https://ror.org/000063q30","country_code":"FR","type":"facility","lineage":["https://openalex.org/I106785703","https://openalex.org/I1294671590","https://openalex.org/I1294671590","https://openalex.org/I4210087012","https://openalex.org/I4210159245","https://openalex.org/I899635006","https://openalex.org/I899635006"]}],"countries":["FR"],"is_corresponding":false,"raw_author_name":"Ahmed Jerraya","raw_affiliation_strings":["Laboratoire TIMA, Institut National Polytechnique de Grenoble, 46, ave F\u00e9lix Viallet, 38000, Grenoble cedex, France"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Laboratoire TIMA, Institut National Polytechnique de Grenoble, 46, ave F\u00e9lix Viallet, 38000, Grenoble cedex, France","institution_ids":["https://openalex.org/I4210087012"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":{"value":3190,"currency":"USD","value_usd":3190},"apc_paid":null,"fwci":0.4269,"has_fulltext":false,"cited_by_count":3,"citation_normalized_percentile":{"value":0.67753389,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":"2","issue":"1","first_page":"61","last_page":"77"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11269","display_name":"Algorithms and Data Compression","score":0.9984999895095825,"subfield":{"id":"https://openalex.org/subfields/1702","display_name":"Artificial Intelligence"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8900622725486755},{"id":"https://openalex.org/keywords/very-long-instruction-word","display_name":"Very long instruction word","score":0.8685126304626465},{"id":"https://openalex.org/keywords/compiler","display_name":"Compiler","score":0.7118045091629028},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.5307657122612},{"id":"https://openalex.org/keywords/design-flow","display_name":"Design flow","score":0.5255395770072937},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.4924505650997162},{"id":"https://openalex.org/keywords/design-space-exploration","display_name":"Design space exploration","score":0.4595555067062378},{"id":"https://openalex.org/keywords/instruction-set","display_name":"Instruction set","score":0.45019060373306274},{"id":"https://openalex.org/keywords/digital-signal-processing","display_name":"Digital signal processing","score":0.4293835759162903},{"id":"https://openalex.org/keywords/data-flow-diagram","display_name":"Data flow diagram","score":0.42885956168174744},{"id":"https://openalex.org/keywords/architecture","display_name":"Architecture","score":0.4252110421657562},{"id":"https://openalex.org/keywords/programming-language","display_name":"Programming language","score":0.3179627060890198},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.1981486976146698}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8900622725486755},{"id":"https://openalex.org/C170595534","wikidata":"https://www.wikidata.org/wiki/Q249743","display_name":"Very long instruction word","level":2,"score":0.8685126304626465},{"id":"https://openalex.org/C169590947","wikidata":"https://www.wikidata.org/wiki/Q47506","display_name":"Compiler","level":2,"score":0.7118045091629028},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.5307657122612},{"id":"https://openalex.org/C37135326","wikidata":"https://www.wikidata.org/wiki/Q931942","display_name":"Design flow","level":2,"score":0.5255395770072937},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.4924505650997162},{"id":"https://openalex.org/C2776221188","wikidata":"https://www.wikidata.org/wiki/Q21072556","display_name":"Design space exploration","level":2,"score":0.4595555067062378},{"id":"https://openalex.org/C202491316","wikidata":"https://www.wikidata.org/wiki/Q272683","display_name":"Instruction set","level":2,"score":0.45019060373306274},{"id":"https://openalex.org/C84462506","wikidata":"https://www.wikidata.org/wiki/Q173142","display_name":"Digital signal processing","level":2,"score":0.4293835759162903},{"id":"https://openalex.org/C489000","wikidata":"https://www.wikidata.org/wiki/Q747385","display_name":"Data flow diagram","level":2,"score":0.42885956168174744},{"id":"https://openalex.org/C123657996","wikidata":"https://www.wikidata.org/wiki/Q12271","display_name":"Architecture","level":2,"score":0.4252110421657562},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.3179627060890198},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.1981486976146698},{"id":"https://openalex.org/C142362112","wikidata":"https://www.wikidata.org/wiki/Q735","display_name":"Art","level":0,"score":0.0},{"id":"https://openalex.org/C153349607","wikidata":"https://www.wikidata.org/wiki/Q36649","display_name":"Visual arts","level":1,"score":0.0},{"id":"https://openalex.org/C77088390","wikidata":"https://www.wikidata.org/wiki/Q8513","display_name":"Database","level":1,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1023/a:1008862510877","is_oa":false,"landing_page_url":"https://doi.org/10.1023/a:1008862510877","pdf_url":null,"source":{"id":"https://openalex.org/S85498321","display_name":"Design Automation for Embedded Systems","issn_l":"0929-5585","issn":["0929-5585","1572-8080"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319900","host_organization_name":"Springer Science+Business Media","host_organization_lineage":["https://openalex.org/P4310319900","https://openalex.org/P4310319965"],"host_organization_lineage_names":["Springer Science+Business Media","Springer Nature"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Design Automation for Embedded Systems","raw_type":"journal-article"},{"id":"pmh:oai:HAL:hal-00008167v1","is_oa":false,"landing_page_url":"https://hal.science/hal-00008167","pdf_url":null,"source":{"id":"https://openalex.org/S4306402512","display_name":"HAL (Le Centre pour la Communication Scientifique Directe)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I1294671590","host_organization_name":"Centre National de la Recherche Scientifique","host_organization_lineage":["https://openalex.org/I1294671590"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"Design Automation for Embedded Systems, 1997, January 1997, Volume 2, Number 1, pp.71-77. ⟨10.1023/A:1008862510877⟩","raw_type":"info:eu-repo/semantics/article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.5299999713897705,"id":"https://metadata.un.org/sdg/9","display_name":"Industry, innovation and infrastructure"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":20,"referenced_works":["https://openalex.org/W42428600","https://openalex.org/W1480390316","https://openalex.org/W1491178396","https://openalex.org/W1568871614","https://openalex.org/W1974283739","https://openalex.org/W2049890071","https://openalex.org/W2088677913","https://openalex.org/W2106515810","https://openalex.org/W2111335170","https://openalex.org/W2124878588","https://openalex.org/W2129540432","https://openalex.org/W2146337913","https://openalex.org/W2543071820","https://openalex.org/W2616606052","https://openalex.org/W4243103922","https://openalex.org/W4245498348","https://openalex.org/W4253195469","https://openalex.org/W4381850807","https://openalex.org/W6629325410","https://openalex.org/W6675982677"],"related_works":["https://openalex.org/W2114638731","https://openalex.org/W2091059919","https://openalex.org/W1588619283","https://openalex.org/W2088008790","https://openalex.org/W2130440712","https://openalex.org/W2116296227","https://openalex.org/W4405935126","https://openalex.org/W2163046274","https://openalex.org/W1989457680","https://openalex.org/W1968980404"],"abstract_inverted_index":null,"counts_by_year":[],"updated_date":"2026-07-23T08:03:31.855105","created_date":"2025-10-10T00:00:00"}