{"id":"https://openalex.org/W92727762","doi":"https://doi.org/10.1023/a:1008839720051","title":"Domain\u2013Specific High\u2013Level Modeling and Synthesis for ATM Switch Prototyping","display_name":"Domain\u2013Specific High\u2013Level Modeling and Synthesis for ATM Switch Prototyping","publication_year":1997,"publication_date":"1997-05-01","ids":{"openalex":"https://openalex.org/W92727762","doi":"https://doi.org/10.1023/a:1008839720051","mag":"92727762"},"language":"en","primary_location":{"id":"doi:10.1023/a:1008839720051","is_oa":false,"landing_page_url":"https://doi.org/10.1023/a:1008839720051","pdf_url":null,"source":{"id":"https://openalex.org/S85498321","display_name":"Design Automation for Embedded Systems","issn_l":"0929-5585","issn":["0929-5585","1572-8080"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319900","host_organization_name":"Springer Science+Business Media","host_organization_lineage":["https://openalex.org/P4310319900","https://openalex.org/P4310319965"],"host_organization_lineage_names":["Springer Science+Business Media","Springer Nature"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Design Automation for Embedded Systems","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5069856551","display_name":"Mike Tien-Chien Lee","orcid":null},"institutions":[{"id":"https://openalex.org/I4210094759","display_name":"Fujitsu (United States)","ror":"https://ror.org/0073whr05","country_code":"US","type":"company","lineage":["https://openalex.org/I2252096349","https://openalex.org/I4210094759"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Mike Tien-Chien Lee","raw_affiliation_strings":["Fujitsu Laboratories of America, 3350 Scott Blvd., Bldg. 34, Santa Clara, CA, 95054, USA","Fujitsu Laboratories of America, Santa Clara, USA 95054#TAB#"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Fujitsu Laboratories of America, 3350 Scott Blvd., Bldg. 34, Santa Clara, CA, 95054, USA","institution_ids":["https://openalex.org/I4210094759"]},{"raw_affiliation_string":"Fujitsu Laboratories of America, Santa Clara, USA 95054#TAB#","institution_ids":["https://openalex.org/I4210094759"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5100882639","display_name":"Yu-Chin Hsu","orcid":null},"institutions":[{"id":"https://openalex.org/I103635307","display_name":"University of California, Riverside","ror":"https://ror.org/03nawhv43","country_code":"US","type":"education","lineage":["https://openalex.org/I103635307"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Yu-Chin Hsu","raw_affiliation_strings":["Dept. of Computer Science, Univ. of California, Riverside, CA, 92507, USA","Dept. of Computer Science, Univ. of California, Riverside, USA 92507#TAB#"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Dept. of Computer Science, Univ. of California, Riverside, CA, 92507, USA","institution_ids":["https://openalex.org/I103635307"]},{"raw_affiliation_string":"Dept. of Computer Science, Univ. of California, Riverside, USA 92507#TAB#","institution_ids":["https://openalex.org/I103635307"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5040552233","display_name":"Ben Chen","orcid":null},"institutions":[{"id":"https://openalex.org/I2252096349","display_name":"Fujitsu (Japan)","ror":"https://ror.org/038e2g226","country_code":"JP","type":"company","lineage":["https://openalex.org/I2252096349"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"Ben Chen","raw_affiliation_strings":["Fujitsu Ltd., 1015, Kamikodanaka Nakahar-Ku, Kawasaki, 211, Japan","Fujitsu, Ltd., Kawasaki, Japan 211"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Fujitsu Ltd., 1015, Kamikodanaka Nakahar-Ku, Kawasaki, 211, Japan","institution_ids":["https://openalex.org/I2252096349"]},{"raw_affiliation_string":"Fujitsu, Ltd., Kawasaki, Japan 211","institution_ids":["https://openalex.org/I2252096349"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5027837299","display_name":"Masahiro Fujita","orcid":"https://orcid.org/0000-0002-6516-4175"},"institutions":[{"id":"https://openalex.org/I4210094759","display_name":"Fujitsu (United States)","ror":"https://ror.org/0073whr05","country_code":"US","type":"company","lineage":["https://openalex.org/I2252096349","https://openalex.org/I4210094759"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Masahiro Fujita","raw_affiliation_strings":["Fujitsu Laboratories of America, 3350 Scott Blvd., Bldg. 34, Santa Clara, CA, 95054, USA","Fujitsu Laboratories of America, Santa Clara, USA 95054#TAB#"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Fujitsu Laboratories of America, 3350 Scott Blvd., Bldg. 34, Santa Clara, CA, 95054, USA","institution_ids":["https://openalex.org/I4210094759"]},{"raw_affiliation_string":"Fujitsu Laboratories of America, Santa Clara, USA 95054#TAB#","institution_ids":["https://openalex.org/I4210094759"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":3,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":{"value":3190,"currency":"USD","value_usd":3190},"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.01355713,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":"2","issue":"3-4","first_page":"319","last_page":"338"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9986000061035156,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10933","display_name":"Real-Time Systems Scheduling","score":0.9957000017166138,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8370402455329895},{"id":"https://openalex.org/keywords/vhdl","display_name":"VHDL","score":0.6519728899002075},{"id":"https://openalex.org/keywords/high-level-synthesis","display_name":"High-level synthesis","score":0.6382867693901062},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.5945583581924438},{"id":"https://openalex.org/keywords/compiler","display_name":"Compiler","score":0.5896517634391785},{"id":"https://openalex.org/keywords/abstraction","display_name":"Abstraction","score":0.5455791354179382},{"id":"https://openalex.org/keywords/design-methods","display_name":"Design methods","score":0.4835667312145233},{"id":"https://openalex.org/keywords/abstraction-layer","display_name":"Abstraction layer","score":0.47740235924720764},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.4053207039833069},{"id":"https://openalex.org/keywords/software","display_name":"Software","score":0.21901598572731018},{"id":"https://openalex.org/keywords/programming-language","display_name":"Programming language","score":0.1644211709499359},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.15478628873825073}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8370402455329895},{"id":"https://openalex.org/C36941000","wikidata":"https://www.wikidata.org/wiki/Q209455","display_name":"VHDL","level":3,"score":0.6519728899002075},{"id":"https://openalex.org/C58013763","wikidata":"https://www.wikidata.org/wiki/Q5754574","display_name":"High-level synthesis","level":3,"score":0.6382867693901062},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.5945583581924438},{"id":"https://openalex.org/C169590947","wikidata":"https://www.wikidata.org/wiki/Q47506","display_name":"Compiler","level":2,"score":0.5896517634391785},{"id":"https://openalex.org/C124304363","wikidata":"https://www.wikidata.org/wiki/Q673661","display_name":"Abstraction","level":2,"score":0.5455791354179382},{"id":"https://openalex.org/C138852830","wikidata":"https://www.wikidata.org/wiki/Q2292993","display_name":"Design methods","level":2,"score":0.4835667312145233},{"id":"https://openalex.org/C147358964","wikidata":"https://www.wikidata.org/wiki/Q1200992","display_name":"Abstraction layer","level":3,"score":0.47740235924720764},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.4053207039833069},{"id":"https://openalex.org/C2777904410","wikidata":"https://www.wikidata.org/wiki/Q7397","display_name":"Software","level":2,"score":0.21901598572731018},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.1644211709499359},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.15478628873825073},{"id":"https://openalex.org/C187736073","wikidata":"https://www.wikidata.org/wiki/Q2920921","display_name":"Management","level":1,"score":0.0},{"id":"https://openalex.org/C111472728","wikidata":"https://www.wikidata.org/wiki/Q9471","display_name":"Epistemology","level":1,"score":0.0},{"id":"https://openalex.org/C138885662","wikidata":"https://www.wikidata.org/wiki/Q5891","display_name":"Philosophy","level":0,"score":0.0},{"id":"https://openalex.org/C162324750","wikidata":"https://www.wikidata.org/wiki/Q8134","display_name":"Economics","level":0,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1023/a:1008839720051","is_oa":false,"landing_page_url":"https://doi.org/10.1023/a:1008839720051","pdf_url":null,"source":{"id":"https://openalex.org/S85498321","display_name":"Design Automation for Embedded Systems","issn_l":"0929-5585","issn":["0929-5585","1572-8080"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319900","host_organization_name":"Springer Science+Business Media","host_organization_lineage":["https://openalex.org/P4310319900","https://openalex.org/P4310319965"],"host_organization_lineage_names":["Springer Science+Business Media","Springer Nature"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Design Automation for Embedded Systems","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.550000011920929,"display_name":"Industry, innovation and infrastructure","id":"https://metadata.un.org/sdg/9"}],"awards":[],"funders":[{"id":"https://openalex.org/F4320332550","display_name":"University of California, Riverside","ror":"https://ror.org/03nawhv43"}],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":16,"referenced_works":["https://openalex.org/W1510531389","https://openalex.org/W1567363020","https://openalex.org/W1582825607","https://openalex.org/W1966415715","https://openalex.org/W1993515879","https://openalex.org/W2048445263","https://openalex.org/W2061756358","https://openalex.org/W2097548931","https://openalex.org/W2121424844","https://openalex.org/W2122578476","https://openalex.org/W2128583835","https://openalex.org/W2134354173","https://openalex.org/W2493328864","https://openalex.org/W3148687287","https://openalex.org/W4242687976","https://openalex.org/W4253000195"],"related_works":["https://openalex.org/W1492116303","https://openalex.org/W1843355381","https://openalex.org/W2069295582","https://openalex.org/W2531450434","https://openalex.org/W90186386","https://openalex.org/W181593118","https://openalex.org/W2063172373","https://openalex.org/W1986121963","https://openalex.org/W2155744950","https://openalex.org/W1490270176"],"abstract_inverted_index":null,"counts_by_year":[],"updated_date":"2026-07-23T08:03:31.855105","created_date":"2016-06-24T00:00:00"}