{"id":"https://openalex.org/W1572464978","doi":"https://doi.org/10.1023/a:1008810300304","title":"Paged Absolute Addressing Mode Optimizations for Embedded Digital Signal Processors Using Post-pass Data-flow Analysis","display_name":"Paged Absolute Addressing Mode Optimizations for Embedded Digital Signal Processors Using Post-pass Data-flow Analysis","publication_year":1999,"publication_date":"1999-01-01","ids":{"openalex":"https://openalex.org/W1572464978","doi":"https://doi.org/10.1023/a:1008810300304","mag":"1572464978"},"language":"en","primary_location":{"id":"doi:10.1023/a:1008810300304","is_oa":false,"landing_page_url":"https://doi.org/10.1023/a:1008810300304","pdf_url":null,"source":{"id":"https://openalex.org/S85498321","display_name":"Design Automation for Embedded Systems","issn_l":"0929-5585","issn":["0929-5585","1572-8080"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319900","host_organization_name":"Springer Science+Business Media","host_organization_lineage":["https://openalex.org/P4310319900","https://openalex.org/P4310319965"],"host_organization_lineage_names":["Springer Science+Business Media","Springer Nature"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Design Automation for Embedded Systems","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5000195732","display_name":"Ashok Sudarsanam","orcid":null},"institutions":[{"id":"https://openalex.org/I161318765","display_name":"University of California, Los Angeles","ror":"https://ror.org/046rm7j60","country_code":"US","type":"education","lineage":["https://openalex.org/I161318765"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Ashok Sudarsanam","raw_affiliation_strings":["Electrical Engineering University of California at Los Angeles, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Electrical Engineering University of California at Los Angeles, USA","institution_ids":["https://openalex.org/I161318765"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5085975362","display_name":"Sharad Malik","orcid":"https://orcid.org/0000-0002-0837-5443"},"institutions":[{"id":"https://openalex.org/I20089843","display_name":"Princeton University","ror":"https://ror.org/00hx57361","country_code":"US","type":"education","lineage":["https://openalex.org/I20089843"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Sharad Malik","raw_affiliation_strings":["Department of Electrical Engineering, Princeton University, Princeton, NJ, USA","[Department of Electrical Engineering, Princeton University, Princeton, USA]"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering, Princeton University, Princeton, NJ, USA","institution_ids":["https://openalex.org/I20089843"]},{"raw_affiliation_string":"[Department of Electrical Engineering, Princeton University, Princeton, USA]","institution_ids":["https://openalex.org/I20089843"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5110071380","display_name":"Steve Tjiang","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Steve Tjiang","raw_affiliation_strings":["Tensilica, Inc., Cupertino, CA, USA","Tensilica, Inc., Cupertino, USA#TAB#"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Tensilica, Inc., Cupertino, CA, USA","institution_ids":[]},{"raw_affiliation_string":"Tensilica, Inc., Cupertino, USA#TAB#","institution_ids":[]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5110239566","display_name":"Stan Liao","orcid":null},"institutions":[{"id":"https://openalex.org/I1335490905","display_name":"Synopsys (Switzerland)","ror":"https://ror.org/03mb54f81","country_code":"CH","type":"company","lineage":["https://openalex.org/I1335490905","https://openalex.org/I4210088951"]},{"id":"https://openalex.org/I4210088951","display_name":"Synopsys (United States)","ror":"https://ror.org/013by2m91","country_code":"US","type":"company","lineage":["https://openalex.org/I4210088951"]}],"countries":["CH","US"],"is_corresponding":false,"raw_author_name":"Stan Liao","raw_affiliation_strings":["Synopsys, Inc., Mountain View, CA, USA","[Synopsys, Inc., Mountain View, USA]"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Synopsys, Inc., Mountain View, CA, USA","institution_ids":["https://openalex.org/I4210088951"]},{"raw_affiliation_string":"[Synopsys, Inc., Mountain View, USA]","institution_ids":["https://openalex.org/I1335490905"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":4,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":{"value":3190,"currency":"USD","value_usd":3190},"apc_paid":null,"fwci":0.3921,"has_fulltext":false,"cited_by_count":1,"citation_normalized_percentile":{"value":0.65886502,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":"4","issue":"1","first_page":"41","last_page":"59"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10933","display_name":"Real-Time Systems Scheduling","score":0.9986000061035156,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8738766312599182},{"id":"https://openalex.org/keywords/compiler","display_name":"Compiler","score":0.7604578733444214},{"id":"https://openalex.org/keywords/dead-code-elimination","display_name":"Dead code elimination","score":0.6327881813049316},{"id":"https://openalex.org/keywords/digital-signal-processing","display_name":"Digital signal processing","score":0.5879334211349487},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.518888533115387},{"id":"https://openalex.org/keywords/code","display_name":"Code (set theory)","score":0.5065857172012329},{"id":"https://openalex.org/keywords/code-generation","display_name":"Code generation","score":0.4949645400047302},{"id":"https://openalex.org/keywords/assembly-language","display_name":"Assembly language","score":0.48623934388160706},{"id":"https://openalex.org/keywords/software","display_name":"Software","score":0.4701645076274872},{"id":"https://openalex.org/keywords/digital-signal-processor","display_name":"Digital signal processor","score":0.4617348909378052},{"id":"https://openalex.org/keywords/machine-code","display_name":"Machine code","score":0.4228651225566864},{"id":"https://openalex.org/keywords/addressing-mode","display_name":"Addressing mode","score":0.41616901755332947},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.3803942799568176},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.3347816467285156},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.31249767541885376},{"id":"https://openalex.org/keywords/set","display_name":"Set (abstract data type)","score":0.2905495762825012},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.283208966255188},{"id":"https://openalex.org/keywords/instructions-per-cycle","display_name":"Instructions per cycle","score":0.20561212301254272},{"id":"https://openalex.org/keywords/programming-language","display_name":"Programming language","score":0.16308000683784485},{"id":"https://openalex.org/keywords/object-code","display_name":"Object code","score":0.14568418264389038},{"id":"https://openalex.org/keywords/central-processing-unit","display_name":"Central processing unit","score":0.14209094643592834},{"id":"https://openalex.org/keywords/key","display_name":"Key (lock)","score":0.13627389073371887}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8738766312599182},{"id":"https://openalex.org/C169590947","wikidata":"https://www.wikidata.org/wiki/Q47506","display_name":"Compiler","level":2,"score":0.7604578733444214},{"id":"https://openalex.org/C2144512","wikidata":"https://www.wikidata.org/wiki/Q1143090","display_name":"Dead code elimination","level":5,"score":0.6327881813049316},{"id":"https://openalex.org/C84462506","wikidata":"https://www.wikidata.org/wiki/Q173142","display_name":"Digital signal processing","level":2,"score":0.5879334211349487},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.518888533115387},{"id":"https://openalex.org/C2776760102","wikidata":"https://www.wikidata.org/wiki/Q5139990","display_name":"Code (set theory)","level":3,"score":0.5065857172012329},{"id":"https://openalex.org/C133162039","wikidata":"https://www.wikidata.org/wiki/Q1061077","display_name":"Code generation","level":3,"score":0.4949645400047302},{"id":"https://openalex.org/C50831359","wikidata":"https://www.wikidata.org/wiki/Q165436","display_name":"Assembly language","level":3,"score":0.48623934388160706},{"id":"https://openalex.org/C2777904410","wikidata":"https://www.wikidata.org/wiki/Q7397","display_name":"Software","level":2,"score":0.4701645076274872},{"id":"https://openalex.org/C161611012","wikidata":"https://www.wikidata.org/wiki/Q106370","display_name":"Digital signal processor","level":3,"score":0.4617348909378052},{"id":"https://openalex.org/C115168132","wikidata":"https://www.wikidata.org/wiki/Q55813","display_name":"Machine code","level":3,"score":0.4228651225566864},{"id":"https://openalex.org/C16901944","wikidata":"https://www.wikidata.org/wiki/Q367183","display_name":"Addressing mode","level":4,"score":0.41616901755332947},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.3803942799568176},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.3347816467285156},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.31249767541885376},{"id":"https://openalex.org/C177264268","wikidata":"https://www.wikidata.org/wiki/Q1514741","display_name":"Set (abstract data type)","level":2,"score":0.2905495762825012},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.283208966255188},{"id":"https://openalex.org/C156972235","wikidata":"https://www.wikidata.org/wiki/Q1443434","display_name":"Instructions per cycle","level":3,"score":0.20561212301254272},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.16308000683784485},{"id":"https://openalex.org/C154526789","wikidata":"https://www.wikidata.org/wiki/Q157965","display_name":"Object code","level":4,"score":0.14568418264389038},{"id":"https://openalex.org/C49154492","wikidata":"https://www.wikidata.org/wiki/Q5300","display_name":"Central processing unit","level":2,"score":0.14209094643592834},{"id":"https://openalex.org/C26517878","wikidata":"https://www.wikidata.org/wiki/Q228039","display_name":"Key (lock)","level":2,"score":0.13627389073371887}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1023/a:1008810300304","is_oa":false,"landing_page_url":"https://doi.org/10.1023/a:1008810300304","pdf_url":null,"source":{"id":"https://openalex.org/S85498321","display_name":"Design Automation for Embedded Systems","issn_l":"0929-5585","issn":["0929-5585","1572-8080"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319900","host_organization_name":"Springer Science+Business Media","host_organization_lineage":["https://openalex.org/P4310319900","https://openalex.org/P4310319965"],"host_organization_lineage_names":["Springer Science+Business Media","Springer Nature"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Design Automation for Embedded Systems","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[{"id":"https://openalex.org/F4320306076","display_name":"National Science Foundation","ror":"https://ror.org/021nxhr62"}],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":37,"referenced_works":["https://openalex.org/W19408225","https://openalex.org/W272982077","https://openalex.org/W1491178396","https://openalex.org/W1497081062","https://openalex.org/W1505763147","https://openalex.org/W1523929277","https://openalex.org/W1535454373","https://openalex.org/W1581253957","https://openalex.org/W1797861431","https://openalex.org/W1997154840","https://openalex.org/W2011039300","https://openalex.org/W2023335354","https://openalex.org/W2038198320","https://openalex.org/W2044636417","https://openalex.org/W2099890221","https://openalex.org/W2101978616","https://openalex.org/W2104891966","https://openalex.org/W2105560756","https://openalex.org/W2113298923","https://openalex.org/W2114104081","https://openalex.org/W2120525597","https://openalex.org/W2124166044","https://openalex.org/W2124531515","https://openalex.org/W2134224423","https://openalex.org/W2141234838","https://openalex.org/W2146337913","https://openalex.org/W2159798336","https://openalex.org/W2166757326","https://openalex.org/W2168850728","https://openalex.org/W2484178388","https://openalex.org/W3149733538","https://openalex.org/W4233649183","https://openalex.org/W4234197339","https://openalex.org/W4243103922","https://openalex.org/W4247361710","https://openalex.org/W4255299881","https://openalex.org/W6629325410"],"related_works":["https://openalex.org/W1021025368","https://openalex.org/W2255990315","https://openalex.org/W1482854495","https://openalex.org/W2137356287","https://openalex.org/W4232768799","https://openalex.org/W2498457261","https://openalex.org/W1561018727","https://openalex.org/W2087585770","https://openalex.org/W2028894674","https://openalex.org/W4247507583"],"abstract_inverted_index":null,"counts_by_year":[],"updated_date":"2026-07-23T08:03:31.855105","created_date":"2016-06-24T00:00:00"}