{"id":"https://openalex.org/W151437008","doi":"https://doi.org/10.1023/a:1008377405040","title":"A New Method for Testing Re-Programmable PLAs","display_name":"A New Method for Testing Re-Programmable PLAs","publication_year":2000,"publication_date":"2000-12-01","ids":{"openalex":"https://openalex.org/W151437008","doi":"https://doi.org/10.1023/a:1008377405040","mag":"151437008"},"language":"en","primary_location":{"id":"doi:10.1023/a:1008377405040","is_oa":false,"landing_page_url":"https://doi.org/10.1023/a:1008377405040","pdf_url":null,"source":{"id":"https://openalex.org/S200807567","display_name":"Journal of Electronic Testing","issn_l":"0923-8174","issn":["0923-8174","1573-0727"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319900","host_organization_name":"Springer Science+Business Media","host_organization_lineage":["https://openalex.org/P4310319900","https://openalex.org/P4310319965"],"host_organization_lineage_names":["Springer Science+Business Media","Springer Nature"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Journal of Electronic Testing","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5033039433","display_name":"Charles E. Stroud","orcid":null},"institutions":[{"id":"https://openalex.org/I102149020","display_name":"University of North Carolina at Charlotte","ror":"https://ror.org/04dawnj30","country_code":"US","type":"education","lineage":["https://openalex.org/I102149020"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Charles E. Stroud","raw_affiliation_strings":["Department of Electrical and Computer Engineering, University of North Carolina at Charlotte, Charlotte, NC 28223, USA. cestroud@uncc.com#TAB#"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, University of North Carolina at Charlotte, Charlotte, NC 28223, USA. cestroud@uncc.com#TAB#","institution_ids":["https://openalex.org/I102149020"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5045166259","display_name":"J. R. Bailey","orcid":null},"institutions":[{"id":"https://openalex.org/I143302722","display_name":"University of Kentucky","ror":"https://ror.org/02k3smh20","country_code":"US","type":"education","lineage":["https://openalex.org/I143302722"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"James R. Bailey","raw_affiliation_strings":["Department of Electrical Engineering , University of Kentucky , Lexington, KY 40506, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering , University of Kentucky , Lexington, KY 40506, USA","institution_ids":["https://openalex.org/I143302722"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5056412938","display_name":"Johan R. Emmert","orcid":null},"institutions":[{"id":"https://openalex.org/I102149020","display_name":"University of North Carolina at Charlotte","ror":"https://ror.org/04dawnj30","country_code":"US","type":"education","lineage":["https://openalex.org/I102149020"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Johan R. Emmert","raw_affiliation_strings":["Department of Electrical and Computer Engineering, University of North Carolina at Charlotte, Charlotte, NC, 28223, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, University of North Carolina at Charlotte, Charlotte, NC, 28223, USA","institution_ids":["https://openalex.org/I102149020"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":{"value":2390,"currency":"EUR","value_usd":2990},"apc_paid":null,"fwci":0.3044,"has_fulltext":false,"cited_by_count":2,"citation_normalized_percentile":{"value":0.59838818,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":"16","issue":"6","first_page":"635","last_page":"640"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T14117","display_name":"Integrated Circuits and Semiconductor Failure Analysis","score":0.9987999796867371,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10743","display_name":"Software Testing and Debugging Techniques","score":0.998199999332428,"subfield":{"id":"https://openalex.org/subfields/1712","display_name":"Software"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/eeprom","display_name":"EEPROM","score":0.7875546813011169},{"id":"https://openalex.org/keywords/programmable-logic-device","display_name":"Programmable logic device","score":0.700975775718689},{"id":"https://openalex.org/keywords/programmable-logic-array","display_name":"Programmable logic array","score":0.6310320496559143},{"id":"https://openalex.org/keywords/simple-programmable-logic-device","display_name":"Simple programmable logic device","score":0.5281386971473694},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.511403501033783},{"id":"https://openalex.org/keywords/fault-coverage","display_name":"Fault coverage","score":0.5072721838951111},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.49202319979667664},{"id":"https://openalex.org/keywords/eprom","display_name":"EPROM","score":0.4737062156200409},{"id":"https://openalex.org/keywords/test-set","display_name":"Test set","score":0.4648163914680481},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.4518154263496399},{"id":"https://openalex.org/keywords/very-large-scale-integration","display_name":"Very-large-scale integration","score":0.4145553410053253},{"id":"https://openalex.org/keywords/programmable-array-logic","display_name":"Programmable Array Logic","score":0.4133409261703491},{"id":"https://openalex.org/keywords/logic-synthesis","display_name":"Logic synthesis","score":0.30316317081451416},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.29783859848976135},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.271342933177948},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.26718831062316895},{"id":"https://openalex.org/keywords/logic-family","display_name":"Logic family","score":0.19342872500419617},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.16407519578933716},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.1324271857738495},{"id":"https://openalex.org/keywords/artificial-intelligence","display_name":"Artificial intelligence","score":0.06010189652442932}],"concepts":[{"id":"https://openalex.org/C27699510","wikidata":"https://www.wikidata.org/wiki/Q205908","display_name":"EEPROM","level":2,"score":0.7875546813011169},{"id":"https://openalex.org/C206274596","wikidata":"https://www.wikidata.org/wiki/Q1063837","display_name":"Programmable logic device","level":2,"score":0.700975775718689},{"id":"https://openalex.org/C182322920","wikidata":"https://www.wikidata.org/wiki/Q2112217","display_name":"Programmable logic array","level":3,"score":0.6310320496559143},{"id":"https://openalex.org/C34370810","wikidata":"https://www.wikidata.org/wiki/Q3961319","display_name":"Simple programmable logic device","level":5,"score":0.5281386971473694},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.511403501033783},{"id":"https://openalex.org/C126953365","wikidata":"https://www.wikidata.org/wiki/Q5438152","display_name":"Fault coverage","level":3,"score":0.5072721838951111},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.49202319979667664},{"id":"https://openalex.org/C163980746","wikidata":"https://www.wikidata.org/wiki/Q378210","display_name":"EPROM","level":2,"score":0.4737062156200409},{"id":"https://openalex.org/C169903167","wikidata":"https://www.wikidata.org/wiki/Q3985153","display_name":"Test set","level":2,"score":0.4648163914680481},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.4518154263496399},{"id":"https://openalex.org/C14580979","wikidata":"https://www.wikidata.org/wiki/Q876049","display_name":"Very-large-scale integration","level":2,"score":0.4145553410053253},{"id":"https://openalex.org/C113323844","wikidata":"https://www.wikidata.org/wiki/Q1378651","display_name":"Programmable Array Logic","level":5,"score":0.4133409261703491},{"id":"https://openalex.org/C157922185","wikidata":"https://www.wikidata.org/wiki/Q173198","display_name":"Logic synthesis","level":3,"score":0.30316317081451416},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.29783859848976135},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.271342933177948},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.26718831062316895},{"id":"https://openalex.org/C162454741","wikidata":"https://www.wikidata.org/wiki/Q173359","display_name":"Logic family","level":4,"score":0.19342872500419617},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.16407519578933716},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.1324271857738495},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.06010189652442932}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1023/a:1008377405040","is_oa":false,"landing_page_url":"https://doi.org/10.1023/a:1008377405040","pdf_url":null,"source":{"id":"https://openalex.org/S200807567","display_name":"Journal of Electronic Testing","issn_l":"0923-8174","issn":["0923-8174","1573-0727"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319900","host_organization_name":"Springer Science+Business Media","host_organization_lineage":["https://openalex.org/P4310319900","https://openalex.org/P4310319965"],"host_organization_lineage_names":["Springer Science+Business Media","Springer Nature"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Journal of Electronic Testing","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":15,"referenced_works":["https://openalex.org/W98197157","https://openalex.org/W1485223548","https://openalex.org/W1529358554","https://openalex.org/W1786292017","https://openalex.org/W1977537743","https://openalex.org/W1991643564","https://openalex.org/W2024467749","https://openalex.org/W2025015941","https://openalex.org/W2048777958","https://openalex.org/W2058400500","https://openalex.org/W2069681736","https://openalex.org/W2088013285","https://openalex.org/W2097522758","https://openalex.org/W4246995621","https://openalex.org/W4248241931"],"related_works":["https://openalex.org/W1528933814","https://openalex.org/W3117015220","https://openalex.org/W3013792460","https://openalex.org/W133576369","https://openalex.org/W3022525969","https://openalex.org/W1904803855","https://openalex.org/W2764789987","https://openalex.org/W2502560313","https://openalex.org/W2014165129","https://openalex.org/W1545443468"],"abstract_inverted_index":null,"counts_by_year":[],"updated_date":"2026-06-11T09:08:48.828518","created_date":"2016-06-24T00:00:00"}