{"id":"https://openalex.org/W64341160","doi":"https://doi.org/10.1023/a:1008366304699","title":"Partial Reset Methodology and Experiments for Improving Random-Pattern Testability and BIST of Sequential Circuits","display_name":"Partial Reset Methodology and Experiments for Improving Random-Pattern Testability and BIST of Sequential Circuits","publication_year":1999,"publication_date":"1999-06-01","ids":{"openalex":"https://openalex.org/W64341160","doi":"https://doi.org/10.1023/a:1008366304699","mag":"64341160"},"language":"en","primary_location":{"id":"doi:10.1023/a:1008366304699","is_oa":false,"landing_page_url":"https://doi.org/10.1023/a:1008366304699","pdf_url":null,"source":{"id":"https://openalex.org/S200807567","display_name":"Journal of Electronic Testing","issn_l":"0923-8174","issn":["0923-8174","1573-0727"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319900","host_organization_name":"Springer Science+Business Media","host_organization_lineage":["https://openalex.org/P4310319900","https://openalex.org/P4310319965"],"host_organization_lineage_names":["Springer Science+Business Media","Springer Nature"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Journal of Electronic Testing","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5080026638","display_name":"Truong-Huy Nguyen","orcid":"https://orcid.org/0000-0001-5102-5839"},"institutions":[{"id":"https://openalex.org/I4210122954","display_name":"MIT Lincoln Laboratory","ror":"https://ror.org/022z6jk58","country_code":"US","type":"facility","lineage":["https://openalex.org/I4210122954","https://openalex.org/I63966007"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Huy Nguyen","raw_affiliation_strings":["MIT Lincoln Laboratory, USA","MIT Lincoln Laboratory. hnguyen@ll.mit.edu"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"MIT Lincoln Laboratory, USA","institution_ids":["https://openalex.org/I4210122954"]},{"raw_affiliation_string":"MIT Lincoln Laboratory. hnguyen@ll.mit.edu","institution_ids":["https://openalex.org/I4210122954"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5111492464","display_name":"Rabindra K. Roy","orcid":null},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Rabindra Roy","raw_affiliation_strings":["Intel Corporation, Hillsboro, OR, 97124","Intel Corporation, Hillsboro, OR 97124. robroy@ichips.intel.com#TAB#"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Intel Corporation, Hillsboro, OR, 97124","institution_ids":["https://openalex.org/I1343180700"]},{"raw_affiliation_string":"Intel Corporation, Hillsboro, OR 97124. robroy@ichips.intel.com#TAB#","institution_ids":["https://openalex.org/I1343180700"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5069579193","display_name":"Abhijit Chatterjee","orcid":"https://orcid.org/0000-0003-1553-4470"},"institutions":[{"id":"https://openalex.org/I130701444","display_name":"Georgia Institute of Technology","ror":"https://ror.org/01zkghx44","country_code":"US","type":"education","lineage":["https://openalex.org/I130701444"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Abhijit Chatterjee","raw_affiliation_strings":["Georgia Institute of Technology, Atlanta, GA, 30332","Georgia Institute of Technology, Atlanta, GA 30332. chat@ee.gatech.edu"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Georgia Institute of Technology, Atlanta, GA, 30332","institution_ids":["https://openalex.org/I130701444"]},{"raw_affiliation_string":"Georgia Institute of Technology, Atlanta, GA 30332. chat@ee.gatech.edu","institution_ids":["https://openalex.org/I130701444"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":{"value":2390,"currency":"EUR","value_usd":2990},"apc_paid":null,"fwci":0.3092,"has_fulltext":false,"cited_by_count":1,"citation_normalized_percentile":{"value":0.57863289,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":"14","issue":"3","first_page":"259","last_page":"272"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T14117","display_name":"Integrated Circuits and Semiconductor Failure Analysis","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T12122","display_name":"Physical Unclonable Functions (PUFs) and Hardware Security","score":0.9959999918937683,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/reset","display_name":"Reset (finance)","score":0.6943836212158203},{"id":"https://openalex.org/keywords/fault-coverage","display_name":"Fault coverage","score":0.6527988910675049},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.577000081539154},{"id":"https://openalex.org/keywords/benchmark","display_name":"Benchmark (surveying)","score":0.5668099522590637},{"id":"https://openalex.org/keywords/testability","display_name":"Testability","score":0.5649380683898926},{"id":"https://openalex.org/keywords/sequential-logic","display_name":"Sequential logic","score":0.5646597743034363},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.519263505935669},{"id":"https://openalex.org/keywords/fault","display_name":"Fault (geology)","score":0.5094035267829895},{"id":"https://openalex.org/keywords/overhead","display_name":"Overhead (engineering)","score":0.43764957785606384},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.40580856800079346},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.36771583557128906},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.27998149394989014},{"id":"https://openalex.org/keywords/reliability-engineering","display_name":"Reliability engineering","score":0.2558326721191406},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.2472935914993286},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.11302962899208069}],"concepts":[{"id":"https://openalex.org/C2779795794","wikidata":"https://www.wikidata.org/wiki/Q7315343","display_name":"Reset (finance)","level":2,"score":0.6943836212158203},{"id":"https://openalex.org/C126953365","wikidata":"https://www.wikidata.org/wiki/Q5438152","display_name":"Fault coverage","level":3,"score":0.6527988910675049},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.577000081539154},{"id":"https://openalex.org/C185798385","wikidata":"https://www.wikidata.org/wiki/Q1161707","display_name":"Benchmark (surveying)","level":2,"score":0.5668099522590637},{"id":"https://openalex.org/C51234621","wikidata":"https://www.wikidata.org/wiki/Q2149495","display_name":"Testability","level":2,"score":0.5649380683898926},{"id":"https://openalex.org/C187075797","wikidata":"https://www.wikidata.org/wiki/Q173245","display_name":"Sequential logic","level":3,"score":0.5646597743034363},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.519263505935669},{"id":"https://openalex.org/C175551986","wikidata":"https://www.wikidata.org/wiki/Q47089","display_name":"Fault (geology)","level":2,"score":0.5094035267829895},{"id":"https://openalex.org/C2779960059","wikidata":"https://www.wikidata.org/wiki/Q7113681","display_name":"Overhead (engineering)","level":2,"score":0.43764957785606384},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.40580856800079346},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.36771583557128906},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.27998149394989014},{"id":"https://openalex.org/C200601418","wikidata":"https://www.wikidata.org/wiki/Q2193887","display_name":"Reliability engineering","level":1,"score":0.2558326721191406},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.2472935914993286},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.11302962899208069},{"id":"https://openalex.org/C127313418","wikidata":"https://www.wikidata.org/wiki/Q1069","display_name":"Geology","level":0,"score":0.0},{"id":"https://openalex.org/C106159729","wikidata":"https://www.wikidata.org/wiki/Q2294553","display_name":"Financial economics","level":1,"score":0.0},{"id":"https://openalex.org/C205649164","wikidata":"https://www.wikidata.org/wiki/Q1071","display_name":"Geography","level":0,"score":0.0},{"id":"https://openalex.org/C13280743","wikidata":"https://www.wikidata.org/wiki/Q131089","display_name":"Geodesy","level":1,"score":0.0},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0},{"id":"https://openalex.org/C162324750","wikidata":"https://www.wikidata.org/wiki/Q8134","display_name":"Economics","level":0,"score":0.0},{"id":"https://openalex.org/C165205528","wikidata":"https://www.wikidata.org/wiki/Q83371","display_name":"Seismology","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1023/a:1008366304699","is_oa":false,"landing_page_url":"https://doi.org/10.1023/a:1008366304699","pdf_url":null,"source":{"id":"https://openalex.org/S200807567","display_name":"Journal of Electronic Testing","issn_l":"0923-8174","issn":["0923-8174","1573-0727"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319900","host_organization_name":"Springer Science+Business Media","host_organization_lineage":["https://openalex.org/P4310319900","https://openalex.org/P4310319965"],"host_organization_lineage_names":["Springer Science+Business Media","Springer Nature"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Journal of Electronic Testing","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":20,"referenced_works":["https://openalex.org/W327215","https://openalex.org/W154493537","https://openalex.org/W1517070466","https://openalex.org/W1972173228","https://openalex.org/W2058969148","https://openalex.org/W2097526081","https://openalex.org/W2099096493","https://openalex.org/W2103843552","https://openalex.org/W2111151532","https://openalex.org/W2135129887","https://openalex.org/W2135931142","https://openalex.org/W2152406824","https://openalex.org/W2155276980","https://openalex.org/W2170418452","https://openalex.org/W2170927098","https://openalex.org/W2543916146","https://openalex.org/W3147227382","https://openalex.org/W4230335496","https://openalex.org/W4230587734","https://openalex.org/W4244153568"],"related_works":["https://openalex.org/W2155276980","https://openalex.org/W2369589212","https://openalex.org/W2168652618","https://openalex.org/W2153495753","https://openalex.org/W2122383394","https://openalex.org/W2162877895","https://openalex.org/W4246578960","https://openalex.org/W2035482730","https://openalex.org/W2049244319","https://openalex.org/W2164626999"],"abstract_inverted_index":null,"counts_by_year":[],"updated_date":"2026-06-19T15:47:20.252518","created_date":"2016-06-24T00:00:00"}