{"id":"https://openalex.org/W287500424","doi":"https://doi.org/10.1023/a:1008353423305","title":"Deterministic BIST with Multiple Scan Chains","display_name":"Deterministic BIST with Multiple Scan Chains","publication_year":1999,"publication_date":"1999-02-01","ids":{"openalex":"https://openalex.org/W287500424","doi":"https://doi.org/10.1023/a:1008353423305","mag":"287500424"},"language":"en","primary_location":{"id":"doi:10.1023/a:1008353423305","is_oa":false,"landing_page_url":"https://doi.org/10.1023/a:1008353423305","pdf_url":null,"source":{"id":"https://openalex.org/S200807567","display_name":"Journal of Electronic Testing","issn_l":"0923-8174","issn":["0923-8174","1573-0727"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319900","host_organization_name":"Springer Science+Business Media","host_organization_lineage":["https://openalex.org/P4310319900","https://openalex.org/P4310319965"],"host_organization_lineage_names":["Springer Science+Business Media","Springer Nature"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Journal of Electronic Testing","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5074916200","display_name":"Gundolf Kiefer","orcid":null},"institutions":[{"id":"https://openalex.org/I100066346","display_name":"University of Stuttgart","ror":"https://ror.org/04vnq7t77","country_code":"DE","type":"education","lineage":["https://openalex.org/I100066346"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"Gundolf Kiefer","raw_affiliation_strings":["Computer Architecture Lab, Institute of Computer Science, University of Stuttgart, Breitwiesenstr 20/22, 70565, Stuttgart, Germany","Computer Architecture Lab, Institute of Computer Science, University of Stuttgart, Breitwiesenstr 20/22, 70565 Stuttgart, Germany. Gundolf.Kiefer@informatik.uni-stuttgart.de#TAB#"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Computer Architecture Lab, Institute of Computer Science, University of Stuttgart, Breitwiesenstr 20/22, 70565, Stuttgart, Germany","institution_ids":["https://openalex.org/I100066346"]},{"raw_affiliation_string":"Computer Architecture Lab, Institute of Computer Science, University of Stuttgart, Breitwiesenstr 20/22, 70565 Stuttgart, Germany. Gundolf.Kiefer@informatik.uni-stuttgart.de#TAB#","institution_ids":["https://openalex.org/I100066346"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5008775226","display_name":"Hans-Joachim Wunderlich","orcid":"https://orcid.org/0000-0003-4536-8290"},"institutions":[{"id":"https://openalex.org/I100066346","display_name":"University of Stuttgart","ror":"https://ror.org/04vnq7t77","country_code":"DE","type":"education","lineage":["https://openalex.org/I100066346"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"Hans-Joachim Wunderlich","raw_affiliation_strings":["Computer Architecture Lab, Institute of Computer Science, University of Stuttgart, Breitwiesenstr 20/22, 70565, Stuttgart, Germany","Computer Architecture Lab, Institute of Computer Science, University of Stuttgart, Breitwiesenstr 20/22, 70565 Stuttgart, Germany. wu@informatik.uni-stuttgart.de#TAB#"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Computer Architecture Lab, Institute of Computer Science, University of Stuttgart, Breitwiesenstr 20/22, 70565, Stuttgart, Germany","institution_ids":["https://openalex.org/I100066346"]},{"raw_affiliation_string":"Computer Architecture Lab, Institute of Computer Science, University of Stuttgart, Breitwiesenstr 20/22, 70565 Stuttgart, Germany. wu@informatik.uni-stuttgart.de#TAB#","institution_ids":["https://openalex.org/I100066346"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I100066346"],"apc_list":{"value":2990,"currency":"USD","value_usd":2990},"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":3,"citation_normalized_percentile":{"value":0.04680987,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":94},"biblio":{"volume":"14","issue":"1-2","first_page":"85","last_page":"93"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T14117","display_name":"Integrated Circuits and Semiconductor Failure Analysis","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T12122","display_name":"Physical Unclonable Functions (PUFs) and Hardware Security","score":0.991100013256073,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/fault","display_name":"Fault (geology)","score":0.6360039114952087},{"id":"https://openalex.org/keywords/linear-feedback-shift-register","display_name":"Linear feedback shift register","score":0.5857168436050415},{"id":"https://openalex.org/keywords/scheme","display_name":"Scheme (mathematics)","score":0.5733494758605957},{"id":"https://openalex.org/keywords/scan-chain","display_name":"Scan chain","score":0.5519072413444519},{"id":"https://openalex.org/keywords/generator","display_name":"Generator (circuit theory)","score":0.5451284646987915},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5084961652755737},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.4852902591228485},{"id":"https://openalex.org/keywords/fault-coverage","display_name":"Fault coverage","score":0.4817250072956085},{"id":"https://openalex.org/keywords/chip","display_name":"Chip","score":0.44364020228385925},{"id":"https://openalex.org/keywords/built-in-self-test","display_name":"Built-in self-test","score":0.4132188558578491},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.39861631393432617},{"id":"https://openalex.org/keywords/shift-register","display_name":"Shift register","score":0.37240689992904663},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.36845654249191284},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.2856920063495636},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.2635985016822815},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.22223329544067383},{"id":"https://openalex.org/keywords/integrated-circuit","display_name":"Integrated circuit","score":0.16106903553009033},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.10992652177810669},{"id":"https://openalex.org/keywords/physics","display_name":"Physics","score":0.09320095181465149},{"id":"https://openalex.org/keywords/power","display_name":"Power (physics)","score":0.06355038285255432},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.0588686466217041}],"concepts":[{"id":"https://openalex.org/C175551986","wikidata":"https://www.wikidata.org/wiki/Q47089","display_name":"Fault (geology)","level":2,"score":0.6360039114952087},{"id":"https://openalex.org/C159862308","wikidata":"https://www.wikidata.org/wiki/Q681101","display_name":"Linear feedback shift register","level":4,"score":0.5857168436050415},{"id":"https://openalex.org/C77618280","wikidata":"https://www.wikidata.org/wiki/Q1155772","display_name":"Scheme (mathematics)","level":2,"score":0.5733494758605957},{"id":"https://openalex.org/C150012182","wikidata":"https://www.wikidata.org/wiki/Q225990","display_name":"Scan chain","level":3,"score":0.5519072413444519},{"id":"https://openalex.org/C2780992000","wikidata":"https://www.wikidata.org/wiki/Q17016113","display_name":"Generator (circuit theory)","level":3,"score":0.5451284646987915},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5084961652755737},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.4852902591228485},{"id":"https://openalex.org/C126953365","wikidata":"https://www.wikidata.org/wiki/Q5438152","display_name":"Fault coverage","level":3,"score":0.4817250072956085},{"id":"https://openalex.org/C165005293","wikidata":"https://www.wikidata.org/wiki/Q1074500","display_name":"Chip","level":2,"score":0.44364020228385925},{"id":"https://openalex.org/C2780980493","wikidata":"https://www.wikidata.org/wiki/Q181142","display_name":"Built-in self-test","level":2,"score":0.4132188558578491},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.39861631393432617},{"id":"https://openalex.org/C49654631","wikidata":"https://www.wikidata.org/wiki/Q746165","display_name":"Shift register","level":3,"score":0.37240689992904663},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.36845654249191284},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.2856920063495636},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.2635985016822815},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.22223329544067383},{"id":"https://openalex.org/C530198007","wikidata":"https://www.wikidata.org/wiki/Q80831","display_name":"Integrated circuit","level":2,"score":0.16106903553009033},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.10992652177810669},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.09320095181465149},{"id":"https://openalex.org/C163258240","wikidata":"https://www.wikidata.org/wiki/Q25342","display_name":"Power (physics)","level":2,"score":0.06355038285255432},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0588686466217041},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0},{"id":"https://openalex.org/C134306372","wikidata":"https://www.wikidata.org/wiki/Q7754","display_name":"Mathematical analysis","level":1,"score":0.0},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0},{"id":"https://openalex.org/C165205528","wikidata":"https://www.wikidata.org/wiki/Q83371","display_name":"Seismology","level":1,"score":0.0},{"id":"https://openalex.org/C127313418","wikidata":"https://www.wikidata.org/wiki/Q1069","display_name":"Geology","level":0,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1023/a:1008353423305","is_oa":false,"landing_page_url":"https://doi.org/10.1023/a:1008353423305","pdf_url":null,"source":{"id":"https://openalex.org/S200807567","display_name":"Journal of Electronic Testing","issn_l":"0923-8174","issn":["0923-8174","1573-0727"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319900","host_organization_name":"Springer Science+Business Media","host_organization_lineage":["https://openalex.org/P4310319900","https://openalex.org/P4310319965"],"host_organization_lineage_names":["Springer Science+Business Media","Springer Nature"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Journal of Electronic Testing","raw_type":"journal-article"},{"id":"pmh:oai:informatik.uni-stuttgart.de:ART-1999-10","is_oa":false,"landing_page_url":"http://www2.informatik.uni-stuttgart.de/cgi-bin/NCSTRL/NCSTRL_view.pl?id=ART-1999-10&engl=1","pdf_url":null,"source":{"id":"https://openalex.org/S4306401306","display_name":"Fachbereich Informatik (University of Stuttgart)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I100066346","host_organization_name":"University of Stuttgart","host_organization_lineage":["https://openalex.org/I100066346"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"\\n In: Journal of Electronic Testing - Theory and Applications (JETTA).\\n Vol. 14(1-2), pp. 85-93\\n","raw_type":"Text"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[{"id":"https://openalex.org/F4320320879","display_name":"Deutsche Forschungsgemeinschaft","ror":"https://ror.org/018mejw64"}],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":31,"referenced_works":["https://openalex.org/W3828937","https://openalex.org/W154493537","https://openalex.org/W1515082873","https://openalex.org/W1581405316","https://openalex.org/W1592515516","https://openalex.org/W1854057641","https://openalex.org/W1984140831","https://openalex.org/W1989655566","https://openalex.org/W2030106932","https://openalex.org/W2046314918","https://openalex.org/W2067821992","https://openalex.org/W2071316512","https://openalex.org/W2081035247","https://openalex.org/W2104478015","https://openalex.org/W2105761964","https://openalex.org/W2109761157","https://openalex.org/W2112529780","https://openalex.org/W2122857933","https://openalex.org/W2124629389","https://openalex.org/W2126693329","https://openalex.org/W2136189083","https://openalex.org/W2137549092","https://openalex.org/W2142070135","https://openalex.org/W2144033909","https://openalex.org/W2147744228","https://openalex.org/W2152406824","https://openalex.org/W2156809456","https://openalex.org/W2336197036","https://openalex.org/W4230343699","https://openalex.org/W4246972245","https://openalex.org/W6670817577"],"related_works":["https://openalex.org/W2154421641","https://openalex.org/W2104563825","https://openalex.org/W2119351822","https://openalex.org/W2761125259","https://openalex.org/W2184933991","https://openalex.org/W2152745368","https://openalex.org/W4288754393","https://openalex.org/W2766924081","https://openalex.org/W2340052325","https://openalex.org/W1498635933"],"abstract_inverted_index":null,"counts_by_year":[{"year":2016,"cited_by_count":1}],"updated_date":"2026-07-23T08:03:31.855105","created_date":"2016-06-24T00:00:00"}