{"id":"https://openalex.org/W1568258340","doi":"https://doi.org/10.1023/a:1008267608838","title":"Hierarchical Delay Test Generation","display_name":"Hierarchical Delay Test Generation","publication_year":1997,"publication_date":"1997-06-01","ids":{"openalex":"https://openalex.org/W1568258340","doi":"https://doi.org/10.1023/a:1008267608838","mag":"1568258340"},"language":"en","primary_location":{"id":"doi:10.1023/a:1008267608838","is_oa":false,"landing_page_url":"https://doi.org/10.1023/a:1008267608838","pdf_url":null,"source":{"id":"https://openalex.org/S200807567","display_name":"Journal of Electronic Testing","issn_l":"0923-8174","issn":["0923-8174","1573-0727"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319900","host_organization_name":"Springer Science+Business Media","host_organization_lineage":["https://openalex.org/P4310319900","https://openalex.org/P4310319965"],"host_organization_lineage_names":["Springer Science+Business Media","Springer Nature"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Journal of Electronic Testing","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5036733255","display_name":"C.P. Ravikumar","orcid":"https://orcid.org/0000-0003-0809-5545"},"institutions":[{"id":"https://openalex.org/I68891433","display_name":"Indian Institute of Technology Delhi","ror":"https://ror.org/049tgcd06","country_code":"IN","type":"education","lineage":["https://openalex.org/I68891433"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"C.P. Ravikumar","raw_affiliation_strings":["Department of Electrical Engineering, Indian Institute of Technology, New Delhi, 110016, INDIA","Department of Electrical Engineering, Indian Institute of Technology, New Delhi 110016, INDIA.  E-mail: rkumar@ee.iitd.ernet.in"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering, Indian Institute of Technology, New Delhi, 110016, INDIA","institution_ids":["https://openalex.org/I68891433"]},{"raw_affiliation_string":"Department of Electrical Engineering, Indian Institute of Technology, New Delhi 110016, INDIA.  E-mail: rkumar@ee.iitd.ernet.in","institution_ids":["https://openalex.org/I68891433"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5110195675","display_name":"Nitin Agrawal","orcid":null},"institutions":[{"id":"https://openalex.org/I157674215","display_name":"Presidency University","ror":"https://ror.org/04xgbph11","country_code":"IN","type":"education","lineage":["https://openalex.org/I157674215"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"Nitin Agrawal","raw_affiliation_strings":["S3 India, 5th Floor, Prestige Meredian, M.G. Road, Bangalore, 560001, INDIA","S3 India, 5th Floor, Prestige Meredian, M.G. Road, Bangalore 560001, INDIA. E-mail: bewad@cyberspace.org#TAB#"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"S3 India, 5th Floor, Prestige Meredian, M.G. Road, Bangalore, 560001, INDIA","institution_ids":["https://openalex.org/I157674215"]},{"raw_affiliation_string":"S3 India, 5th Floor, Prestige Meredian, M.G. Road, Bangalore 560001, INDIA. E-mail: bewad@cyberspace.org#TAB#","institution_ids":[]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5101917936","display_name":"Parul Agarwal","orcid":"https://orcid.org/0009-0009-0088-230X"},"institutions":[{"id":"https://openalex.org/I27837315","display_name":"University of Michigan","ror":"https://ror.org/00jmfr291","country_code":"US","type":"education","lineage":["https://openalex.org/I27837315"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Parul Agarwal","raw_affiliation_strings":["Department of Electrical Engineering and Computer Science, University of Michigan, Ann Arbor, Michigan, 48109, USA","Department of Electrical Engineering and Computer Science, University of Michigan, Ann Arbor, Michigan, 48109, USA.  E-mail: pagarwal@eecs.umich.edu"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering and Computer Science, University of Michigan, Ann Arbor, Michigan, 48109, USA","institution_ids":["https://openalex.org/I27837315"]},{"raw_affiliation_string":"Department of Electrical Engineering and Computer Science, University of Michigan, Ann Arbor, Michigan, 48109, USA.  E-mail: pagarwal@eecs.umich.edu","institution_ids":["https://openalex.org/I27837315"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":3,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":{"value":2390,"currency":"EUR","value_usd":2990},"apc_paid":null,"fwci":1.0456,"has_fulltext":false,"cited_by_count":14,"citation_normalized_percentile":{"value":0.79555111,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":"10","issue":"3","first_page":"231","last_page":"244"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T14117","display_name":"Integrated Circuits and Semiconductor Failure Analysis","score":0.9977999925613403,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9941999912261963,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/path","display_name":"Path (computing)","score":0.5736427307128906},{"id":"https://openalex.org/keywords/digital-electronics","display_name":"Digital electronics","score":0.5582950115203857},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5415440201759338},{"id":"https://openalex.org/keywords/delay-calculation","display_name":"Delay calculation","score":0.49613866209983826},{"id":"https://openalex.org/keywords/sequential-logic","display_name":"Sequential logic","score":0.49501293897628784},{"id":"https://openalex.org/keywords/automatic-test-pattern-generation","display_name":"Automatic test pattern generation","score":0.4743703305721283},{"id":"https://openalex.org/keywords/combinational-logic","display_name":"Combinational logic","score":0.4638376832008362},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.458924800157547},{"id":"https://openalex.org/keywords/modular-design","display_name":"Modular design","score":0.44507113099098206},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.3938705623149872},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.312467098236084},{"id":"https://openalex.org/keywords/propagation-delay","display_name":"Propagation delay","score":0.26523953676223755},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.16044527292251587},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.08294805884361267}],"concepts":[{"id":"https://openalex.org/C2777735758","wikidata":"https://www.wikidata.org/wiki/Q817765","display_name":"Path (computing)","level":2,"score":0.5736427307128906},{"id":"https://openalex.org/C81843906","wikidata":"https://www.wikidata.org/wiki/Q173156","display_name":"Digital electronics","level":3,"score":0.5582950115203857},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5415440201759338},{"id":"https://openalex.org/C174086752","wikidata":"https://www.wikidata.org/wiki/Q5253471","display_name":"Delay calculation","level":3,"score":0.49613866209983826},{"id":"https://openalex.org/C187075797","wikidata":"https://www.wikidata.org/wiki/Q173245","display_name":"Sequential logic","level":3,"score":0.49501293897628784},{"id":"https://openalex.org/C17626397","wikidata":"https://www.wikidata.org/wiki/Q837455","display_name":"Automatic test pattern generation","level":3,"score":0.4743703305721283},{"id":"https://openalex.org/C81409106","wikidata":"https://www.wikidata.org/wiki/Q76505","display_name":"Combinational logic","level":3,"score":0.4638376832008362},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.458924800157547},{"id":"https://openalex.org/C101468663","wikidata":"https://www.wikidata.org/wiki/Q1620158","display_name":"Modular design","level":2,"score":0.44507113099098206},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.3938705623149872},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.312467098236084},{"id":"https://openalex.org/C90806461","wikidata":"https://www.wikidata.org/wiki/Q1144416","display_name":"Propagation delay","level":2,"score":0.26523953676223755},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.16044527292251587},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.08294805884361267},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.0},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1023/a:1008267608838","is_oa":false,"landing_page_url":"https://doi.org/10.1023/a:1008267608838","pdf_url":null,"source":{"id":"https://openalex.org/S200807567","display_name":"Journal of Electronic Testing","issn_l":"0923-8174","issn":["0923-8174","1573-0727"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319900","host_organization_name":"Springer Science+Business Media","host_organization_lineage":["https://openalex.org/P4310319900","https://openalex.org/P4310319965"],"host_organization_lineage_names":["Springer Science+Business Media","Springer Nature"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Journal of Electronic Testing","raw_type":"journal-article"},{"id":"pmh:oai:deepblue.lib.umich.edu:2027.42/43008","is_oa":false,"landing_page_url":"http://hdl.handle.net/2027.42/43008","pdf_url":null,"source":{"id":"https://openalex.org/S4306400393","display_name":"Deep Blue (University of Michigan)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I27837315","host_organization_name":"University of Michigan","host_organization_lineage":["https://openalex.org/I27837315"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":null,"raw_type":"Article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":17,"referenced_works":["https://openalex.org/W201784669","https://openalex.org/W2005319125","https://openalex.org/W2039225472","https://openalex.org/W2105954189","https://openalex.org/W2119094997","https://openalex.org/W2119130057","https://openalex.org/W2124835005","https://openalex.org/W2131692902","https://openalex.org/W2139397375","https://openalex.org/W2144710311","https://openalex.org/W2149107969","https://openalex.org/W2150142472","https://openalex.org/W2158586221","https://openalex.org/W2163807644","https://openalex.org/W4256002143","https://openalex.org/W4302458519","https://openalex.org/W6678242351"],"related_works":["https://openalex.org/W2120257283","https://openalex.org/W2117563988","https://openalex.org/W2161696808","https://openalex.org/W4240466429","https://openalex.org/W2069145203","https://openalex.org/W1702800398","https://openalex.org/W2085176210","https://openalex.org/W2106889348","https://openalex.org/W2083793411","https://openalex.org/W2135500595"],"abstract_inverted_index":null,"counts_by_year":[],"updated_date":"2026-06-11T09:08:48.828518","created_date":"2025-10-10T00:00:00"}