{"id":"https://openalex.org/W1520872529","doi":"https://doi.org/10.1023/a:1008122812813","title":"DG2VHDL: A Tool to Facilitate the High Level Synthesis of Parallel Processing Array Architectures","display_name":"DG2VHDL: A Tool to Facilitate the High Level Synthesis of Parallel Processing Array Architectures","publication_year":2000,"publication_date":"2000-02-01","ids":{"openalex":"https://openalex.org/W1520872529","doi":"https://doi.org/10.1023/a:1008122812813","mag":"1520872529"},"language":"en","primary_location":{"id":"doi:10.1023/a:1008122812813","is_oa":false,"landing_page_url":"https://doi.org/10.1023/a:1008122812813","pdf_url":null,"source":{"id":"https://openalex.org/S4210233059","display_name":"The Journal of VLSI Signal Processing Systems for Signal Image and Video Technology","issn_l":"0922-5773","issn":["0922-5773","1573-109X"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319900","host_organization_name":"Springer Science+Business Media","host_organization_lineage":["https://openalex.org/P4310319900","https://openalex.org/P4310319965"],"host_organization_lineage_names":["Springer Science+Business Media","Springer Nature"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Journal of VLSI signal processing systems for signal, image and video technology","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5015245525","display_name":"Andrew Stone","orcid":null},"institutions":[{"id":"https://openalex.org/I12912129","display_name":"Northeastern University","ror":"https://ror.org/04t5xt781","country_code":"US","type":"education","lineage":["https://openalex.org/I12912129"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Andrew Stone","raw_affiliation_strings":["Electrical and Computer Engineering Department, Northeastern University, Boston, MA, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Electrical and Computer Engineering Department, Northeastern University, Boston, MA, USA","institution_ids":["https://openalex.org/I12912129"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5070325341","display_name":"\u0397\u03bb\u03af\u03b1\u03c2 \u03a3. \u039c\u03b1\u03bd\u03c9\u03bb\u03ac\u03ba\u03bf\u03c2","orcid":"https://orcid.org/0000-0001-6376-0419"},"institutions":[{"id":"https://openalex.org/I12912129","display_name":"Northeastern University","ror":"https://ror.org/04t5xt781","country_code":"US","type":"education","lineage":["https://openalex.org/I12912129"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Elias S. Manolakos","raw_affiliation_strings":["Electrical and Computer Engineering Department, Northeastern University, Boston, MA, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Electrical and Computer Engineering Department, Northeastern University, Boston, MA, USA","institution_ids":["https://openalex.org/I12912129"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":2.131,"has_fulltext":false,"cited_by_count":13,"citation_normalized_percentile":{"value":0.87418849,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":94},"biblio":{"volume":"24","issue":"1","first_page":"99","last_page":"120"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9962000250816345,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11697","display_name":"Numerical Methods and Algorithms","score":0.9901999831199646,"subfield":{"id":"https://openalex.org/subfields/1703","display_name":"Computational Theory and Mathematics"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8230913281440735},{"id":"https://openalex.org/keywords/vhdl","display_name":"VHDL","score":0.7947040796279907},{"id":"https://openalex.org/keywords/scalability","display_name":"Scalability","score":0.6705695390701294},{"id":"https://openalex.org/keywords/hardware-description-language","display_name":"Hardware description language","score":0.528701663017273},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.4477637708187103},{"id":"https://openalex.org/keywords/design-flow","display_name":"Design flow","score":0.4277552366256714},{"id":"https://openalex.org/keywords/computation","display_name":"Computation","score":0.41922715306282043},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.3731146454811096},{"id":"https://openalex.org/keywords/computer-engineering","display_name":"Computer engineering","score":0.3674101233482361},{"id":"https://openalex.org/keywords/theoretical-computer-science","display_name":"Theoretical computer science","score":0.3627423346042633},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.3233490586280823},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.22444134950637817},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.21881461143493652},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.21527084708213806}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8230913281440735},{"id":"https://openalex.org/C36941000","wikidata":"https://www.wikidata.org/wiki/Q209455","display_name":"VHDL","level":3,"score":0.7947040796279907},{"id":"https://openalex.org/C48044578","wikidata":"https://www.wikidata.org/wiki/Q727490","display_name":"Scalability","level":2,"score":0.6705695390701294},{"id":"https://openalex.org/C42143788","wikidata":"https://www.wikidata.org/wiki/Q173341","display_name":"Hardware description language","level":3,"score":0.528701663017273},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.4477637708187103},{"id":"https://openalex.org/C37135326","wikidata":"https://www.wikidata.org/wiki/Q931942","display_name":"Design flow","level":2,"score":0.4277552366256714},{"id":"https://openalex.org/C45374587","wikidata":"https://www.wikidata.org/wiki/Q12525525","display_name":"Computation","level":2,"score":0.41922715306282043},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.3731146454811096},{"id":"https://openalex.org/C113775141","wikidata":"https://www.wikidata.org/wiki/Q428691","display_name":"Computer engineering","level":1,"score":0.3674101233482361},{"id":"https://openalex.org/C80444323","wikidata":"https://www.wikidata.org/wiki/Q2878974","display_name":"Theoretical computer science","level":1,"score":0.3627423346042633},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.3233490586280823},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.22444134950637817},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.21881461143493652},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.21527084708213806},{"id":"https://openalex.org/C77088390","wikidata":"https://www.wikidata.org/wiki/Q8513","display_name":"Database","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1023/a:1008122812813","is_oa":false,"landing_page_url":"https://doi.org/10.1023/a:1008122812813","pdf_url":null,"source":{"id":"https://openalex.org/S4210233059","display_name":"The Journal of VLSI Signal Processing Systems for Signal Image and Video Technology","issn_l":"0922-5773","issn":["0922-5773","1573-109X"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319900","host_organization_name":"Springer Science+Business Media","host_organization_lineage":["https://openalex.org/P4310319900","https://openalex.org/P4310319965"],"host_organization_lineage_names":["Springer Science+Business Media","Springer Nature"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Journal of VLSI signal processing systems for signal, image and video technology","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":27,"referenced_works":["https://openalex.org/W1496267491","https://openalex.org/W1522612633","https://openalex.org/W1557555443","https://openalex.org/W1565392869","https://openalex.org/W1565827885","https://openalex.org/W1787267157","https://openalex.org/W1790101637","https://openalex.org/W1841433029","https://openalex.org/W1908326185","https://openalex.org/W2033021966","https://openalex.org/W2085551696","https://openalex.org/W2097548931","https://openalex.org/W2103962833","https://openalex.org/W2112021792","https://openalex.org/W2114445251","https://openalex.org/W2117680301","https://openalex.org/W2126969512","https://openalex.org/W2129183345","https://openalex.org/W2130661766","https://openalex.org/W2132154614","https://openalex.org/W2158044099","https://openalex.org/W2167423507","https://openalex.org/W2167423616","https://openalex.org/W2533212402","https://openalex.org/W2603529789","https://openalex.org/W2995746888","https://openalex.org/W4245714271"],"related_works":["https://openalex.org/W2110818533","https://openalex.org/W1917852300","https://openalex.org/W2384838054","https://openalex.org/W2139058049","https://openalex.org/W2548456620","https://openalex.org/W2075214143","https://openalex.org/W2122949436","https://openalex.org/W78782492","https://openalex.org/W1988777083","https://openalex.org/W2077870657"],"abstract_inverted_index":null,"counts_by_year":[{"year":2018,"cited_by_count":1}],"updated_date":"2026-06-11T09:08:48.828518","created_date":"2016-06-24T00:00:00"}