{"id":"https://openalex.org/W2120698471","doi":"https://doi.org/10.1023/a:1008117718075","title":"A Co-Design Methodology for Telecommunication Systems: A Case Study of an Acoustic Echo Canceller","display_name":"A Co-Design Methodology for Telecommunication Systems: A Case Study of an Acoustic Echo Canceller","publication_year":1999,"publication_date":"1999-08-01","ids":{"openalex":"https://openalex.org/W2120698471","doi":"https://doi.org/10.1023/a:1008117718075","mag":"2120698471"},"language":"en","primary_location":{"id":"doi:10.1023/a:1008117718075","is_oa":false,"landing_page_url":"https://doi.org/10.1023/a:1008117718075","pdf_url":null,"source":{"id":"https://openalex.org/S4210233059","display_name":"The Journal of VLSI Signal Processing Systems for Signal Image and Video Technology","issn_l":"0922-5773","issn":["0922-5773","1573-109X"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319900","host_organization_name":"Springer Science+Business Media","host_organization_lineage":["https://openalex.org/P4310319900","https://openalex.org/P4310319965"],"host_organization_lineage_names":["Springer Science+Business Media","Springer Nature"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Journal of VLSI signal processing systems for signal, image and video technology","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5041275081","display_name":"Adel Baganne","orcid":null},"institutions":[],"countries":[],"is_corresponding":true,"raw_author_name":"A. Baganne","raw_affiliation_strings":["LESTER Lab, UBS University, Lorient, France","Lester Lab., UBS Univ., Lorient, France"],"affiliations":[{"raw_affiliation_string":"LESTER Lab, UBS University, Lorient, France","institution_ids":[]},{"raw_affiliation_string":"Lester Lab., UBS Univ., Lorient, France","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5078600462","display_name":"J.L. Philippe","orcid":"https://orcid.org/0000-0002-8480-4721"},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"J.L. Philippe","raw_affiliation_strings":["LESTER Lab, UBS University, Lorient, France","LESTER Lab, UBS University, Lorient, France#TAB#"],"affiliations":[{"raw_affiliation_string":"LESTER Lab, UBS University, Lorient, France","institution_ids":[]},{"raw_affiliation_string":"LESTER Lab, UBS University, Lorient, France#TAB#","institution_ids":[]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5080967157","display_name":"\u00c9ric Martin","orcid":"https://orcid.org/0000-0001-7040-5108"},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"E. Martin","raw_affiliation_strings":["LESTER Lab, UBS University, Lorient, France","LESTER Lab, UBS University, Lorient, France#TAB#"],"affiliations":[{"raw_affiliation_string":"LESTER Lab, UBS University, Lorient, France","institution_ids":[]},{"raw_affiliation_string":"LESTER Lab, UBS University, Lorient, France#TAB#","institution_ids":[]}]}],"institutions":[],"countries_distinct_count":0,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5041275081"],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.6711,"has_fulltext":false,"cited_by_count":6,"citation_normalized_percentile":{"value":0.73646477,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":93},"biblio":{"volume":"22","issue":"1","first_page":"21","last_page":"29"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9993000030517578,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9993000030517578,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9947999715805054,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T12810","display_name":"Real-time simulation and control systems","score":0.9900000095367432,"subfield":{"id":"https://openalex.org/subfields/2207","display_name":"Control and Systems Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/application-specific-integrated-circuit","display_name":"Application-specific integrated circuit","score":0.7807186841964722},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7192187905311584},{"id":"https://openalex.org/keywords/echo","display_name":"Echo (communications protocol)","score":0.7131749391555786},{"id":"https://openalex.org/keywords/digital-signal-processing","display_name":"Digital signal processing","score":0.6166213750839233},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.5608221292495728},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.5303953886032104},{"id":"https://openalex.org/keywords/software","display_name":"Software","score":0.5092107057571411},{"id":"https://openalex.org/keywords/key","display_name":"Key (lock)","score":0.4541262686252594},{"id":"https://openalex.org/keywords/filter","display_name":"Filter (signal processing)","score":0.4438454806804657},{"id":"https://openalex.org/keywords/high-level-synthesis","display_name":"High-level synthesis","score":0.42502880096435547},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.357782244682312},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.3405800759792328},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.17246440052986145}],"concepts":[{"id":"https://openalex.org/C77390884","wikidata":"https://www.wikidata.org/wiki/Q217302","display_name":"Application-specific integrated circuit","level":2,"score":0.7807186841964722},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7192187905311584},{"id":"https://openalex.org/C2779426996","wikidata":"https://www.wikidata.org/wiki/Q18389128","display_name":"Echo (communications protocol)","level":2,"score":0.7131749391555786},{"id":"https://openalex.org/C84462506","wikidata":"https://www.wikidata.org/wiki/Q173142","display_name":"Digital signal processing","level":2,"score":0.6166213750839233},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.5608221292495728},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.5303953886032104},{"id":"https://openalex.org/C2777904410","wikidata":"https://www.wikidata.org/wiki/Q7397","display_name":"Software","level":2,"score":0.5092107057571411},{"id":"https://openalex.org/C26517878","wikidata":"https://www.wikidata.org/wiki/Q228039","display_name":"Key (lock)","level":2,"score":0.4541262686252594},{"id":"https://openalex.org/C106131492","wikidata":"https://www.wikidata.org/wiki/Q3072260","display_name":"Filter (signal processing)","level":2,"score":0.4438454806804657},{"id":"https://openalex.org/C58013763","wikidata":"https://www.wikidata.org/wiki/Q5754574","display_name":"High-level synthesis","level":3,"score":0.42502880096435547},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.357782244682312},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.3405800759792328},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.17246440052986145},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.0},{"id":"https://openalex.org/C31972630","wikidata":"https://www.wikidata.org/wiki/Q844240","display_name":"Computer vision","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1023/a:1008117718075","is_oa":false,"landing_page_url":"https://doi.org/10.1023/a:1008117718075","pdf_url":null,"source":{"id":"https://openalex.org/S4210233059","display_name":"The Journal of VLSI Signal Processing Systems for Signal Image and Video Technology","issn_l":"0922-5773","issn":["0922-5773","1573-109X"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319900","host_organization_name":"Springer Science+Business Media","host_organization_lineage":["https://openalex.org/P4310319900","https://openalex.org/P4310319965"],"host_organization_lineage_names":["Springer Science+Business Media","Springer Nature"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Journal of VLSI signal processing systems for signal, image and video technology","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/9","display_name":"Industry, innovation and infrastructure","score":0.5400000214576721}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":15,"referenced_works":["https://openalex.org/W1625873033","https://openalex.org/W1791555320","https://openalex.org/W1961251907","https://openalex.org/W2014497214","https://openalex.org/W2102049560","https://openalex.org/W2115443376","https://openalex.org/W2119129867","https://openalex.org/W2133161577","https://openalex.org/W2137676802","https://openalex.org/W2166251083","https://openalex.org/W2169201683","https://openalex.org/W2758373743","https://openalex.org/W3083788643","https://openalex.org/W3208924829","https://openalex.org/W6640906480"],"related_works":["https://openalex.org/W1485756991","https://openalex.org/W2376218453","https://openalex.org/W1876592433","https://openalex.org/W2083269738","https://openalex.org/W2984236338","https://openalex.org/W2612099726","https://openalex.org/W1978911128","https://openalex.org/W2171845075","https://openalex.org/W1777852485","https://openalex.org/W1582003487"],"abstract_inverted_index":null,"counts_by_year":[{"year":2021,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2016-06-24T00:00:00"}