{"id":"https://openalex.org/W1558739106","doi":"https://doi.org/10.1023/a:1008107104782","title":"Designing Run-Time Reconfigurable Systems with JHDL","display_name":"Designing Run-Time Reconfigurable Systems with JHDL","publication_year":2001,"publication_date":"2001-05-01","ids":{"openalex":"https://openalex.org/W1558739106","doi":"https://doi.org/10.1023/a:1008107104782","mag":"1558739106"},"language":"en","primary_location":{"id":"doi:10.1023/a:1008107104782","is_oa":false,"landing_page_url":"https://doi.org/10.1023/a:1008107104782","pdf_url":null,"source":{"id":"https://openalex.org/S4210233059","display_name":"The Journal of VLSI Signal Processing Systems for Signal Image and Video Technology","issn_l":"0922-5773","issn":["0922-5773","1573-109X"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319900","host_organization_name":"Springer Science+Business Media","host_organization_lineage":["https://openalex.org/P4310319900","https://openalex.org/P4310319965"],"host_organization_lineage_names":["Springer Science+Business Media","Springer Nature"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Journal of VLSI signal processing systems for signal, image and video technology","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5039743217","display_name":"Peter Bellows","orcid":null},"institutions":[{"id":"https://openalex.org/I4210123029","display_name":"International Space University","ror":"https://ror.org/031ypg304","country_code":"US","type":"education","lineage":["https://openalex.org/I4210123029"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"Peter Bellows","raw_affiliation_strings":["ISI Systems, 3701 North Fairfax Drive, Arlington, VA, 22203-1714","ISI Systems, 3701 North Fairfax Drive, Arlington, VA 22203-1714#TAB#"],"affiliations":[{"raw_affiliation_string":"ISI Systems, 3701 North Fairfax Drive, Arlington, VA, 22203-1714","institution_ids":["https://openalex.org/I4210123029"]},{"raw_affiliation_string":"ISI Systems, 3701 North Fairfax Drive, Arlington, VA 22203-1714#TAB#","institution_ids":[]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5018034033","display_name":"Brad Hutchings","orcid":"https://orcid.org/0000-0002-2991-0230"},"institutions":[{"id":"https://openalex.org/I100005738","display_name":"Brigham Young University","ror":"https://ror.org/047rhhm47","country_code":"US","type":"education","lineage":["https://openalex.org/I100005738"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Brad Hutchings","raw_affiliation_strings":["Department of Electrical and Computer Engineering, Brigham Young University, Provo, UT, USA, 84602","Department of Electrical and Computer Engineering, Brigham Young University, Provo, UT, USA 84602#TAB#"],"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, Brigham Young University, Provo, UT, USA, 84602","institution_ids":["https://openalex.org/I100005738"]},{"raw_affiliation_string":"Department of Electrical and Computer Engineering, Brigham Young University, Provo, UT, USA 84602#TAB#","institution_ids":["https://openalex.org/I100005738"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":["https://openalex.org/A5039743217"],"corresponding_institution_ids":["https://openalex.org/I4210123029"],"apc_list":null,"apc_paid":null,"fwci":0.3054,"has_fulltext":false,"cited_by_count":5,"citation_normalized_percentile":{"value":0.62363847,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":"28","issue":"1-2","first_page":"29","last_page":"45"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9979000091552734,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.994700014591217,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8173113465309143},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.7160857915878296},{"id":"https://openalex.org/keywords/schematic","display_name":"Schematic","score":0.6348004937171936},{"id":"https://openalex.org/keywords/vhdl","display_name":"VHDL","score":0.6023715734481812},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.5245007276535034},{"id":"https://openalex.org/keywords/java","display_name":"Java","score":0.5204018354415894},{"id":"https://openalex.org/keywords/reconfigurable-computing","display_name":"Reconfigurable computing","score":0.4980778694152832},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.4598655700683594},{"id":"https://openalex.org/keywords/software","display_name":"Software","score":0.45883363485336304},{"id":"https://openalex.org/keywords/hardware-description-language","display_name":"Hardware description language","score":0.4216023087501526},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.37530145049095154},{"id":"https://openalex.org/keywords/programming-language","display_name":"Programming language","score":0.2688058912754059}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8173113465309143},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.7160857915878296},{"id":"https://openalex.org/C192328126","wikidata":"https://www.wikidata.org/wiki/Q4514647","display_name":"Schematic","level":2,"score":0.6348004937171936},{"id":"https://openalex.org/C36941000","wikidata":"https://www.wikidata.org/wiki/Q209455","display_name":"VHDL","level":3,"score":0.6023715734481812},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.5245007276535034},{"id":"https://openalex.org/C548217200","wikidata":"https://www.wikidata.org/wiki/Q251","display_name":"Java","level":2,"score":0.5204018354415894},{"id":"https://openalex.org/C142962650","wikidata":"https://www.wikidata.org/wiki/Q240838","display_name":"Reconfigurable computing","level":3,"score":0.4980778694152832},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.4598655700683594},{"id":"https://openalex.org/C2777904410","wikidata":"https://www.wikidata.org/wiki/Q7397","display_name":"Software","level":2,"score":0.45883363485336304},{"id":"https://openalex.org/C42143788","wikidata":"https://www.wikidata.org/wiki/Q173341","display_name":"Hardware description language","level":3,"score":0.4216023087501526},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.37530145049095154},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.2688058912754059},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.0},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1023/a:1008107104782","is_oa":false,"landing_page_url":"https://doi.org/10.1023/a:1008107104782","pdf_url":null,"source":{"id":"https://openalex.org/S4210233059","display_name":"The Journal of VLSI Signal Processing Systems for Signal Image and Video Technology","issn_l":"0922-5773","issn":["0922-5773","1573-109X"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319900","host_organization_name":"Springer Science+Business Media","host_organization_lineage":["https://openalex.org/P4310319900","https://openalex.org/P4310319965"],"host_organization_lineage_names":["Springer Science+Business Media","Springer Nature"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Journal of VLSI signal processing systems for signal, image and video technology","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/9","display_name":"Industry, innovation and infrastructure","score":0.5299999713897705}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":12,"referenced_works":["https://openalex.org/W1577722098","https://openalex.org/W2097451609","https://openalex.org/W2106398879","https://openalex.org/W2109005188","https://openalex.org/W2113537458","https://openalex.org/W2115539652","https://openalex.org/W2143378096","https://openalex.org/W2150405043","https://openalex.org/W2156253418","https://openalex.org/W2158583421","https://openalex.org/W2168972454","https://openalex.org/W2171910722"],"related_works":["https://openalex.org/W2110818533","https://openalex.org/W1917852300","https://openalex.org/W2384838054","https://openalex.org/W2139058049","https://openalex.org/W2548456620","https://openalex.org/W2075214143","https://openalex.org/W2376018793","https://openalex.org/W2911649771","https://openalex.org/W2148697719","https://openalex.org/W2070083638"],"abstract_inverted_index":null,"counts_by_year":[],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2016-06-24T00:00:00"}