{"id":"https://openalex.org/W1597308646","doi":"https://doi.org/10.1023/a:1008063207990","title":"Reducing Data Hazards on Multi-pipelined DSP Architecture with Loop Scheduling","display_name":"Reducing Data Hazards on Multi-pipelined DSP Architecture with Loop Scheduling","publication_year":1998,"publication_date":"1998-02-01","ids":{"openalex":"https://openalex.org/W1597308646","doi":"https://doi.org/10.1023/a:1008063207990","mag":"1597308646"},"language":"en","primary_location":{"id":"doi:10.1023/a:1008063207990","is_oa":false,"landing_page_url":"https://doi.org/10.1023/a:1008063207990","pdf_url":null,"source":{"id":"https://openalex.org/S4210233059","display_name":"The Journal of VLSI Signal Processing Systems for Signal Image and Video Technology","issn_l":"0922-5773","issn":["0922-5773","1573-109X"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319900","host_organization_name":"Springer Science+Business Media","host_organization_lineage":["https://openalex.org/P4310319900","https://openalex.org/P4310319965"],"host_organization_lineage_names":["Springer Science+Business Media","Springer Nature"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Journal of VLSI signal processing systems for signal, image and video technology","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5046419753","display_name":"Sissades Tongsima","orcid":"https://orcid.org/0000-0002-1491-1839"},"institutions":[{"id":"https://openalex.org/I107639228","display_name":"University of Notre Dame","ror":"https://ror.org/00mkhxb43","country_code":"US","type":"education","lineage":["https://openalex.org/I107639228"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"Sissades Tongsima","raw_affiliation_strings":["Dept. of Computer Science and Engineering, University of Notre Dame, Notre Dame, IN, 46556","Department of Computer Science and Engineering #N#University of Notre Dame, Notre Dame, IN 46556"],"affiliations":[{"raw_affiliation_string":"Dept. of Computer Science and Engineering, University of Notre Dame, Notre Dame, IN, 46556","institution_ids":["https://openalex.org/I107639228"]},{"raw_affiliation_string":"Department of Computer Science and Engineering #N#University of Notre Dame, Notre Dame, IN 46556","institution_ids":["https://openalex.org/I107639228"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5052904035","display_name":"Chantana Chantrapornchai","orcid":"https://orcid.org/0000-0002-8699-5736"},"institutions":[{"id":"https://openalex.org/I107639228","display_name":"University of Notre Dame","ror":"https://ror.org/00mkhxb43","country_code":"US","type":"education","lineage":["https://openalex.org/I107639228"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Chantana Chantrapornchai","raw_affiliation_strings":["Dept. of Computer Science and Engineering, University of Notre Dame, Notre Dame, IN, 46556","Department of Computer Science and Engineering #N#University of Notre Dame, Notre Dame, IN 46556"],"affiliations":[{"raw_affiliation_string":"Dept. of Computer Science and Engineering, University of Notre Dame, Notre Dame, IN, 46556","institution_ids":["https://openalex.org/I107639228"]},{"raw_affiliation_string":"Department of Computer Science and Engineering #N#University of Notre Dame, Notre Dame, IN 46556","institution_ids":["https://openalex.org/I107639228"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5077381252","display_name":"Edwin H.\u2010M. Sha","orcid":"https://orcid.org/0000-0001-5605-5631"},"institutions":[{"id":"https://openalex.org/I107639228","display_name":"University of Notre Dame","ror":"https://ror.org/00mkhxb43","country_code":"US","type":"education","lineage":["https://openalex.org/I107639228"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Edwin H.-M. Sha","raw_affiliation_strings":["Dept. of Computer Science and Engineering, University of Notre Dame, Notre Dame, IN, 46556","Department of Computer Science and Engineering #N#University of Notre Dame, Notre Dame, IN 46556"],"affiliations":[{"raw_affiliation_string":"Dept. of Computer Science and Engineering, University of Notre Dame, Notre Dame, IN, 46556","institution_ids":["https://openalex.org/I107639228"]},{"raw_affiliation_string":"Department of Computer Science and Engineering #N#University of Notre Dame, Notre Dame, IN 46556","institution_ids":["https://openalex.org/I107639228"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5000717291","display_name":"N.L. Passos","orcid":null},"institutions":[{"id":"https://openalex.org/I46896759","display_name":"Midwestern State University","ror":"https://ror.org/00t30ch44","country_code":"US","type":"education","lineage":["https://openalex.org/I46896759"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Nelson L. Passos","raw_affiliation_strings":["Dept. of Computer Science, Midwestern State University, Wichita Falls, TX, 76308","Dept. of Computer Science, Midwestern State University, Wichita Falls, TX 76308"],"affiliations":[{"raw_affiliation_string":"Dept. of Computer Science, Midwestern State University, Wichita Falls, TX, 76308","institution_ids":["https://openalex.org/I46896759"]},{"raw_affiliation_string":"Dept. of Computer Science, Midwestern State University, Wichita Falls, TX 76308","institution_ids":["https://openalex.org/I46896759"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":4,"corresponding_author_ids":["https://openalex.org/A5046419753"],"corresponding_institution_ids":["https://openalex.org/I107639228"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":1,"citation_normalized_percentile":{"value":0.08590365,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":"18","issue":"2","first_page":"111","last_page":"123"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8478080034255981},{"id":"https://openalex.org/keywords/scheduling","display_name":"Scheduling (production processes)","score":0.5723642706871033},{"id":"https://openalex.org/keywords/data-flow-analysis","display_name":"Data-flow analysis","score":0.5565730333328247},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.515579879283905},{"id":"https://openalex.org/keywords/computation","display_name":"Computation","score":0.5089905261993408},{"id":"https://openalex.org/keywords/digital-signal-processing","display_name":"Digital signal processing","score":0.5080580711364746},{"id":"https://openalex.org/keywords/data-flow-diagram","display_name":"Data flow diagram","score":0.4879116714000702},{"id":"https://openalex.org/keywords/loop-unrolling","display_name":"Loop unrolling","score":0.4511246085166931},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.3418547511100769},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.2088882029056549},{"id":"https://openalex.org/keywords/compiler","display_name":"Compiler","score":0.1720333993434906},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.13410905003547668}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8478080034255981},{"id":"https://openalex.org/C206729178","wikidata":"https://www.wikidata.org/wiki/Q2271896","display_name":"Scheduling (production processes)","level":2,"score":0.5723642706871033},{"id":"https://openalex.org/C88468194","wikidata":"https://www.wikidata.org/wiki/Q1172416","display_name":"Data-flow analysis","level":3,"score":0.5565730333328247},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.515579879283905},{"id":"https://openalex.org/C45374587","wikidata":"https://www.wikidata.org/wiki/Q12525525","display_name":"Computation","level":2,"score":0.5089905261993408},{"id":"https://openalex.org/C84462506","wikidata":"https://www.wikidata.org/wiki/Q173142","display_name":"Digital signal processing","level":2,"score":0.5080580711364746},{"id":"https://openalex.org/C489000","wikidata":"https://www.wikidata.org/wiki/Q747385","display_name":"Data flow diagram","level":2,"score":0.4879116714000702},{"id":"https://openalex.org/C76970557","wikidata":"https://www.wikidata.org/wiki/Q1869750","display_name":"Loop unrolling","level":3,"score":0.4511246085166931},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.3418547511100769},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.2088882029056549},{"id":"https://openalex.org/C169590947","wikidata":"https://www.wikidata.org/wiki/Q47506","display_name":"Compiler","level":2,"score":0.1720333993434906},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.13410905003547668},{"id":"https://openalex.org/C77088390","wikidata":"https://www.wikidata.org/wiki/Q8513","display_name":"Database","level":1,"score":0.0},{"id":"https://openalex.org/C21547014","wikidata":"https://www.wikidata.org/wiki/Q1423657","display_name":"Operations management","level":1,"score":0.0},{"id":"https://openalex.org/C162324750","wikidata":"https://www.wikidata.org/wiki/Q8134","display_name":"Economics","level":0,"score":0.0},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1023/a:1008063207990","is_oa":false,"landing_page_url":"https://doi.org/10.1023/a:1008063207990","pdf_url":null,"source":{"id":"https://openalex.org/S4210233059","display_name":"The Journal of VLSI Signal Processing Systems for Signal Image and Video Technology","issn_l":"0922-5773","issn":["0922-5773","1573-109X"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319900","host_organization_name":"Springer Science+Business Media","host_organization_lineage":["https://openalex.org/P4310319900","https://openalex.org/P4310319965"],"host_organization_lineage_names":["Springer Science+Business Media","Springer Nature"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Journal of VLSI signal processing systems for signal, image and video technology","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":21,"referenced_works":["https://openalex.org/W31671820","https://openalex.org/W52109311","https://openalex.org/W152254645","https://openalex.org/W1522888794","https://openalex.org/W1555915743","https://openalex.org/W1567363020","https://openalex.org/W1830893350","https://openalex.org/W2033710438","https://openalex.org/W2087656024","https://openalex.org/W2098464112","https://openalex.org/W2099736035","https://openalex.org/W2101944435","https://openalex.org/W2123412205","https://openalex.org/W2137325438","https://openalex.org/W2140053403","https://openalex.org/W2157758640","https://openalex.org/W2167952112","https://openalex.org/W2170585292","https://openalex.org/W2296760900","https://openalex.org/W2493328864","https://openalex.org/W4232919122"],"related_works":["https://openalex.org/W59945861","https://openalex.org/W2151163382","https://openalex.org/W1551967076","https://openalex.org/W316163056","https://openalex.org/W1596119602","https://openalex.org/W2092972345","https://openalex.org/W2527311635","https://openalex.org/W2138414258","https://openalex.org/W1549956274","https://openalex.org/W2084443973"],"abstract_inverted_index":null,"counts_by_year":[],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2016-06-24T00:00:00"}