{"id":"https://openalex.org/W2164084134","doi":"https://doi.org/10.1023/a:1008052406396","title":"Synthesis of Embedded Software from Synchronous Dataflow Specifications","display_name":"Synthesis of Embedded Software from Synchronous Dataflow Specifications","publication_year":1999,"publication_date":"1999-06-01","ids":{"openalex":"https://openalex.org/W2164084134","doi":"https://doi.org/10.1023/a:1008052406396","mag":"2164084134"},"language":"en","primary_location":{"id":"doi:10.1023/a:1008052406396","is_oa":false,"landing_page_url":"https://doi.org/10.1023/a:1008052406396","pdf_url":null,"source":{"id":"https://openalex.org/S4210233059","display_name":"The Journal of VLSI Signal Processing Systems for Signal Image and Video Technology","issn_l":"0922-5773","issn":["0922-5773","1573-109X"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319900","host_organization_name":"Springer Science+Business Media","host_organization_lineage":["https://openalex.org/P4310319900","https://openalex.org/P4310319965"],"host_organization_lineage_names":["Springer Science+Business Media","Springer Nature"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Journal of VLSI signal processing systems for signal, image and video technology","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5038036261","display_name":"Shuvra S. Bhattacharyya","orcid":"https://orcid.org/0000-0001-7719-1106"},"institutions":[{"id":"https://openalex.org/I66946132","display_name":"University of Maryland, College Park","ror":"https://ror.org/047s2c258","country_code":"US","type":"education","lineage":["https://openalex.org/I66946132"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"Shuvra S. Bhattacharyya","raw_affiliation_strings":["Department of Electrical and Computer Engineering and Institute for Advanced Computer Studies, University of Maryland, College Park, MD, 20742-5141, USA"],"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering and Institute for Advanced Computer Studies, University of Maryland, College Park, MD, 20742-5141, USA","institution_ids":["https://openalex.org/I66946132"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5112713714","display_name":"Praveen K. Murthy","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Praveen K. Murthy","raw_affiliation_strings":["Angeles Design Systems, USA"],"affiliations":[{"raw_affiliation_string":"Angeles Design Systems, USA","institution_ids":[]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5009831760","display_name":"Edward A. Lee","orcid":"https://orcid.org/0000-0002-5663-0584"},"institutions":[{"id":"https://openalex.org/I95457486","display_name":"University of California, Berkeley","ror":"https://ror.org/01an7q238","country_code":"US","type":"education","lineage":["https://openalex.org/I95457486"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Edward A. Lee","raw_affiliation_strings":["Department of Electrical Engineering and Computer Sciences, University of California, Berkeley, USA"],"affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering and Computer Sciences, University of California, Berkeley, USA","institution_ids":["https://openalex.org/I95457486"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5038036261"],"corresponding_institution_ids":["https://openalex.org/I66946132"],"apc_list":null,"apc_paid":null,"fwci":5.8705,"has_fulltext":false,"cited_by_count":200,"citation_normalized_percentile":{"value":0.95929119,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":90,"max":99},"biblio":{"volume":"21","issue":"2","first_page":"151","last_page":"166"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/dataflow","display_name":"Dataflow","score":0.842803418636322},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7724647521972656},{"id":"https://openalex.org/keywords/digital-signal-processing","display_name":"Digital signal processing","score":0.7358541488647461},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.6015537977218628},{"id":"https://openalex.org/keywords/digital-signal-processor","display_name":"Digital signal processor","score":0.50801682472229},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.45780301094055176},{"id":"https://openalex.org/keywords/data-flow-diagram","display_name":"Data flow diagram","score":0.44874143600463867},{"id":"https://openalex.org/keywords/design-flow","display_name":"Design flow","score":0.4423184394836426},{"id":"https://openalex.org/keywords/signal-flow-graph","display_name":"Signal-flow graph","score":0.43389666080474854},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.38531458377838135},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.25626155734062195},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.09791812300682068}],"concepts":[{"id":"https://openalex.org/C96324660","wikidata":"https://www.wikidata.org/wiki/Q205446","display_name":"Dataflow","level":2,"score":0.842803418636322},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7724647521972656},{"id":"https://openalex.org/C84462506","wikidata":"https://www.wikidata.org/wiki/Q173142","display_name":"Digital signal processing","level":2,"score":0.7358541488647461},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.6015537977218628},{"id":"https://openalex.org/C161611012","wikidata":"https://www.wikidata.org/wiki/Q106370","display_name":"Digital signal processor","level":3,"score":0.50801682472229},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.45780301094055176},{"id":"https://openalex.org/C489000","wikidata":"https://www.wikidata.org/wiki/Q747385","display_name":"Data flow diagram","level":2,"score":0.44874143600463867},{"id":"https://openalex.org/C37135326","wikidata":"https://www.wikidata.org/wiki/Q931942","display_name":"Design flow","level":2,"score":0.4423184394836426},{"id":"https://openalex.org/C166501922","wikidata":"https://www.wikidata.org/wiki/Q1786523","display_name":"Signal-flow graph","level":2,"score":0.43389666080474854},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.38531458377838135},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.25626155734062195},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.09791812300682068},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.0},{"id":"https://openalex.org/C77088390","wikidata":"https://www.wikidata.org/wiki/Q8513","display_name":"Database","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1023/a:1008052406396","is_oa":false,"landing_page_url":"https://doi.org/10.1023/a:1008052406396","pdf_url":null,"source":{"id":"https://openalex.org/S4210233059","display_name":"The Journal of VLSI Signal Processing Systems for Signal Image and Video Technology","issn_l":"0922-5773","issn":["0922-5773","1573-109X"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319900","host_organization_name":"Springer Science+Business Media","host_organization_lineage":["https://openalex.org/P4310319900","https://openalex.org/P4310319965"],"host_organization_lineage_names":["Springer Science+Business Media","Springer Nature"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Journal of VLSI signal processing systems for signal, image and video technology","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.5699999928474426,"display_name":"Industry, innovation and infrastructure","id":"https://metadata.un.org/sdg/9"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":31,"referenced_works":["https://openalex.org/W1481646516","https://openalex.org/W1486016446","https://openalex.org/W1490807715","https://openalex.org/W1496267491","https://openalex.org/W1506053709","https://openalex.org/W1536051636","https://openalex.org/W1545045518","https://openalex.org/W1573321520","https://openalex.org/W1595885266","https://openalex.org/W1902018254","https://openalex.org/W1973157940","https://openalex.org/W2011039300","https://openalex.org/W2037929850","https://openalex.org/W2074349000","https://openalex.org/W2091158003","https://openalex.org/W2119609467","https://openalex.org/W2127044011","https://openalex.org/W2138856929","https://openalex.org/W2140673616","https://openalex.org/W2152424511","https://openalex.org/W2158384169","https://openalex.org/W2159046249","https://openalex.org/W2161455936","https://openalex.org/W2166757326","https://openalex.org/W2171125071","https://openalex.org/W2526270832","https://openalex.org/W2752885492","https://openalex.org/W2995746888","https://openalex.org/W4285719527","https://openalex.org/W6640172871","https://openalex.org/W7037444635"],"related_works":["https://openalex.org/W3217039049","https://openalex.org/W2368102104","https://openalex.org/W2349886412","https://openalex.org/W2570940515","https://openalex.org/W1031874","https://openalex.org/W2378765816","https://openalex.org/W2375677847","https://openalex.org/W172366259","https://openalex.org/W1891405901","https://openalex.org/W2164084134"],"abstract_inverted_index":null,"counts_by_year":[{"year":2025,"cited_by_count":1},{"year":2023,"cited_by_count":3},{"year":2022,"cited_by_count":1},{"year":2021,"cited_by_count":2},{"year":2020,"cited_by_count":2},{"year":2019,"cited_by_count":5},{"year":2018,"cited_by_count":8},{"year":2017,"cited_by_count":7},{"year":2016,"cited_by_count":5},{"year":2015,"cited_by_count":6},{"year":2014,"cited_by_count":12},{"year":2013,"cited_by_count":11},{"year":2012,"cited_by_count":11}],"updated_date":"2026-04-04T16:13:02.066488","created_date":"2016-06-24T00:00:00"}