{"id":"https://openalex.org/W2734316401","doi":"https://doi.org/10.1023/a:1007999209786","title":"A Clock Methodology for High-Performance Microprocessors","display_name":"A Clock Methodology for High-Performance Microprocessors","publication_year":1997,"publication_date":"1997-06-01","ids":{"openalex":"https://openalex.org/W2734316401","doi":"https://doi.org/10.1023/a:1007999209786","mag":"2734316401"},"language":"en","primary_location":{"id":"doi:10.1023/a:1007999209786","is_oa":false,"landing_page_url":"https://doi.org/10.1023/a:1007999209786","pdf_url":null,"source":{"id":"https://openalex.org/S4210233059","display_name":"The Journal of VLSI Signal Processing Systems for Signal Image and Video Technology","issn_l":"0922-5773","issn":["0922-5773","1573-109X"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319900","host_organization_name":"Springer Science+Business Media","host_organization_lineage":["https://openalex.org/P4310319900","https://openalex.org/P4310319965"],"host_organization_lineage_names":["Springer Science+Business Media","Springer Nature"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Journal of VLSI signal processing systems for signal, image and video technology","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5061784286","display_name":"Keith M. Carrig","orcid":null},"institutions":[{"id":"https://openalex.org/I4210134083","display_name":"Essex Westford School District","ror":"https://ror.org/03ze2q110","country_code":"US","type":"education","lineage":["https://openalex.org/I4210134083"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"Keith M. Carrig","raw_affiliation_strings":["IBM Microelectronics Division, Essex Junction, Vermont"],"affiliations":[{"raw_affiliation_string":"IBM Microelectronics Division, Essex Junction, Vermont","institution_ids":["https://openalex.org/I4210134083"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5109681259","display_name":"Albert Chu","orcid":null},"institutions":[{"id":"https://openalex.org/I4210134083","display_name":"Essex Westford School District","ror":"https://ror.org/03ze2q110","country_code":"US","type":"education","lineage":["https://openalex.org/I4210134083"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Albert M. Chu","raw_affiliation_strings":["IBM Microelectronics Division, Essex Junction, Vermont"],"affiliations":[{"raw_affiliation_string":"IBM Microelectronics Division, Essex Junction, Vermont","institution_ids":["https://openalex.org/I4210134083"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5040458902","display_name":"Frank D. Ferraiolo","orcid":null},"institutions":[{"id":"https://openalex.org/I4210134083","display_name":"Essex Westford School District","ror":"https://ror.org/03ze2q110","country_code":"US","type":"education","lineage":["https://openalex.org/I4210134083"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Frank D. Ferraiolo","raw_affiliation_strings":["IBM Microelectronics Division, Essex Junction, Vermont"],"affiliations":[{"raw_affiliation_string":"IBM Microelectronics Division, Essex Junction, Vermont","institution_ids":["https://openalex.org/I4210134083"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5055639356","display_name":"John G. Petrovick","orcid":"https://orcid.org/0000-0003-1607-1455"},"institutions":[{"id":"https://openalex.org/I4210134083","display_name":"Essex Westford School District","ror":"https://ror.org/03ze2q110","country_code":"US","type":"education","lineage":["https://openalex.org/I4210134083"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"John G. Petrovick","raw_affiliation_strings":["IBM Microelectronics Division, Essex Junction, Vermont"],"affiliations":[{"raw_affiliation_string":"IBM Microelectronics Division, Essex Junction, Vermont","institution_ids":["https://openalex.org/I4210134083"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5081580257","display_name":"P. Andrew Scott","orcid":null},"institutions":[{"id":"https://openalex.org/I66217453","display_name":"Cadence Design Systems (United States)","ror":"https://ror.org/04w8xa018","country_code":"US","type":"company","lineage":["https://openalex.org/I66217453"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"P. Andrew Scott","raw_affiliation_strings":["Cadence Design Systems, San Jose, California"],"affiliations":[{"raw_affiliation_string":"Cadence Design Systems, San Jose, California","institution_ids":["https://openalex.org/I66217453"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5025760670","display_name":"R. J. Weiss","orcid":"https://orcid.org/0000-0002-0095-2410"},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Richard J. Weiss","raw_affiliation_strings":["First PASS, NW Palm Bay, Florida"],"affiliations":[{"raw_affiliation_string":"First PASS, NW Palm Bay, Florida","institution_ids":[]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":6,"corresponding_author_ids":["https://openalex.org/A5061784286"],"corresponding_institution_ids":["https://openalex.org/I4210134083"],"apc_list":null,"apc_paid":null,"fwci":0.3727,"has_fulltext":false,"cited_by_count":7,"citation_normalized_percentile":{"value":0.71596859,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":"16","issue":"2-3","first_page":"217","last_page":"224"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/digital-clock-manager","display_name":"Digital clock manager","score":0.8500138521194458},{"id":"https://openalex.org/keywords/clock-skew","display_name":"Clock skew","score":0.7964663505554199},{"id":"https://openalex.org/keywords/clock-network","display_name":"Clock network","score":0.6830801963806152},{"id":"https://openalex.org/keywords/cadence","display_name":"Cadence","score":0.6821396350860596},{"id":"https://openalex.org/keywords/clock-gating","display_name":"Clock gating","score":0.6749836206436157},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6467430591583252},{"id":"https://openalex.org/keywords/clock-domain-crossing","display_name":"Clock domain crossing","score":0.6096203923225403},{"id":"https://openalex.org/keywords/cpu-multiplier","display_name":"CPU multiplier","score":0.6094683408737183},{"id":"https://openalex.org/keywords/timing-failure","display_name":"Timing failure","score":0.5500470995903015},{"id":"https://openalex.org/keywords/skew","display_name":"Skew","score":0.5323902368545532},{"id":"https://openalex.org/keywords/router","display_name":"Router","score":0.4937685430049896},{"id":"https://openalex.org/keywords/synchronous-circuit","display_name":"Synchronous circuit","score":0.4398479163646698},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.3404504954814911},{"id":"https://openalex.org/keywords/clock-signal","display_name":"Clock signal","score":0.31091809272766113},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.2152988314628601},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.19012024998664856},{"id":"https://openalex.org/keywords/computer-network","display_name":"Computer network","score":0.14023572206497192},{"id":"https://openalex.org/keywords/jitter","display_name":"Jitter","score":0.07956543564796448},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.06812223792076111}],"concepts":[{"id":"https://openalex.org/C113074038","wikidata":"https://www.wikidata.org/wiki/Q5276052","display_name":"Digital clock manager","level":5,"score":0.8500138521194458},{"id":"https://openalex.org/C60501442","wikidata":"https://www.wikidata.org/wiki/Q4382014","display_name":"Clock skew","level":4,"score":0.7964663505554199},{"id":"https://openalex.org/C2778182565","wikidata":"https://www.wikidata.org/wiki/Q1752879","display_name":"Clock network","level":5,"score":0.6830801963806152},{"id":"https://openalex.org/C2777125575","wikidata":"https://www.wikidata.org/wiki/Q14088448","display_name":"Cadence","level":2,"score":0.6821396350860596},{"id":"https://openalex.org/C22716491","wikidata":"https://www.wikidata.org/wiki/Q590170","display_name":"Clock gating","level":5,"score":0.6749836206436157},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6467430591583252},{"id":"https://openalex.org/C127204226","wikidata":"https://www.wikidata.org/wiki/Q5134799","display_name":"Clock domain crossing","level":5,"score":0.6096203923225403},{"id":"https://openalex.org/C125576049","wikidata":"https://www.wikidata.org/wiki/Q2246273","display_name":"CPU multiplier","level":5,"score":0.6094683408737183},{"id":"https://openalex.org/C104654189","wikidata":"https://www.wikidata.org/wiki/Q7806740","display_name":"Timing failure","level":5,"score":0.5500470995903015},{"id":"https://openalex.org/C43711488","wikidata":"https://www.wikidata.org/wiki/Q7534783","display_name":"Skew","level":2,"score":0.5323902368545532},{"id":"https://openalex.org/C2775896111","wikidata":"https://www.wikidata.org/wiki/Q642560","display_name":"Router","level":2,"score":0.4937685430049896},{"id":"https://openalex.org/C42196554","wikidata":"https://www.wikidata.org/wiki/Q1186179","display_name":"Synchronous circuit","level":4,"score":0.4398479163646698},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.3404504954814911},{"id":"https://openalex.org/C137059387","wikidata":"https://www.wikidata.org/wiki/Q426882","display_name":"Clock signal","level":3,"score":0.31091809272766113},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.2152988314628601},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.19012024998664856},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.14023572206497192},{"id":"https://openalex.org/C134652429","wikidata":"https://www.wikidata.org/wiki/Q1052698","display_name":"Jitter","level":2,"score":0.07956543564796448},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.06812223792076111}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1023/a:1007999209786","is_oa":false,"landing_page_url":"https://doi.org/10.1023/a:1007999209786","pdf_url":null,"source":{"id":"https://openalex.org/S4210233059","display_name":"The Journal of VLSI Signal Processing Systems for Signal Image and Video Technology","issn_l":"0922-5773","issn":["0922-5773","1573-109X"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319900","host_organization_name":"Springer Science+Business Media","host_organization_lineage":["https://openalex.org/P4310319900","https://openalex.org/P4310319965"],"host_organization_lineage_names":["Springer Science+Business Media","Springer Nature"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Journal of VLSI signal processing systems for signal, image and video technology","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":6,"referenced_works":["https://openalex.org/W1502296014","https://openalex.org/W2047662418","https://openalex.org/W2069902090","https://openalex.org/W2105750636","https://openalex.org/W2131894786","https://openalex.org/W4240582731"],"related_works":["https://openalex.org/W2088914741","https://openalex.org/W4247180033","https://openalex.org/W2559451387","https://openalex.org/W2617666058","https://openalex.org/W2803012234","https://openalex.org/W2090213929","https://openalex.org/W2165139624","https://openalex.org/W2144282137","https://openalex.org/W3006003651","https://openalex.org/W2127892766"],"abstract_inverted_index":null,"counts_by_year":[],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2017-07-14T00:00:00"}